

Table of contents Manageman and Manageman

600		0016
۱	Nhat is Machine Language?	:
1	Machine Language training program	4
,	Application of commands	
	Linkage to BASIC program	1
I	Monitor commands	1
1	How to use subroutines	2
1	List of sample programs	2
I	Explanation of Z80 instruction set	2
	Z80 CPU flags	2
	Architecture of internal registers	3
	8-bit load group	3
	16-bit load group	3
	Exchange group, block transfer and search group	3
	Correction flag and CPU control group	3
	8-bit arithmetic and logic group	3
	16-bit arithmetic group	3
	Rotate and shift group	3
	Bit set, reset and test group	4
	Jump group	4
	Call and return group	4
	Input and output group	4
	Table of contents What is Machine Language? Wachine Language training program Application of commands Linkage to BASIC program Monitor commands How to use subroutines List of sample programs Explanation of Z80 instruction set Z80 CPU flags Architecture of internal registers 8-bit load group 16-bit load group Exchange group, block transfer and search group Correction flag and CPU control group 8-bit arithmetic group Rotate and shift group Bit set, reset and test group Jump group Call and return group Input and output group Statement: Machine language comparison table (alphabeticel order) Statement: Machine language comparison table (hexadecimal order)	4
1	Statement: Machine language comparison table (hexadecimal order)	5

1

What is Machine Language?

Machine Language is provided with a simple debugging function for the microprocessor of the Z80 series. This enables high-speed processing and programming of particular input/output functions. This program is supplied being recorded on a cassette tape, just like BASIC, thus requiring the same loading procedure as that of BASIC. (For loading procedure of BASIC, refer to Manual "BASIC MZ-80K".) On completion of program loading, the range of Free Area accessible by the user is outputted and a command will be waited for at the symbol ">". The photo at right shows the steps to this point.




Command	Contents
W (memory Write)	Writes hexadecimal data in succession from specified memory address.
M (Memory dump)	Displays or modifies data of specified memory block in hexadecimal notation.
B (Break point)	Sets the specified number of break points in specified memory address.
&	Clears all the break points (max. 9) set by B command.
G (Go)	Shifts CPU control to specified memory address.
A (Accumulator)	Displays or modifies the contents of F, A, B, C, D, E, H and L in hexadecimal notation.
C (Complementary)	Displays or modifies the contents of F', A', B', C', D', E', H' and H' in hexadecimal notation
P (Program counter)	Displays or modifies the contents of PC, SP, IX, IY and I in hexadecimal notation.
R (Register)	Displays all the registers of A, C and P commands simultaneously in hexadecimal notation (modification impossible).
X (TRANSfer)	Transfers specified memory block to specified address.
S (Save)	Records and stores specified memory block with its file name.
V (Verify)	Verifies the cassette file and memory block specified by the file name.
Y (Yank)	Reads the cassette file specified by the file name into memory block.
#	Prints the contents displayed on the CRT screen on the printer at the same time.
1	Shifts CPU control to monitor.

- · Command error is invalidated to wait for the next one.
- In addressing by M, W, G, S or X command, data in any notation other than hexadecimal are invalidated. Also CPU is in waiting condition until hexadecimal data corresponding to the command are given.
- Data in M, B, A, C or P command can be modified by means of cursor, but the data must be corresponding to one of the command.
- Areas other than Free Area are not accessible with M, W, B, X, S, V or Y command.
- M, S, V or Y command can be executed intermittently by means of BREAK key.
- When the break point set by B command becomes valid, R command is automatically executed.
- The max. number of break points B command can set is 9. The number of appointments lies from 0 (same as clear of break point) up to E (until the 14th execution is broken).


Memory map

The memory map composed when loading Machine Language is as follows.




Machine Language programming

Programs prepared using Machine Language are divided into the following: Immediate execution type (closed program) and BASIC link type (subroutine program).




Machine Language training program


Let us take a brief program in order to explain how to use commands in Machine Language. Byte size is 100-odd. On the screen a UFO and a missile launching ramp are to be displayed. The UFO is supposed to be hit by a missile launched by key-in operation. Below are shown how to prepare subroutines and data area, as well as how to use monitor subroutines.




To display on the CRT screen, store character code in video RAM address corresponding to the position of the element to be shown on the screen. The address are numbered from D000 (Hex) (top left of the screen) to D3E7 (bottom right).



By keying-in "1", the missile is launched with firing sound.



Pressing key "2" after the UFO has been shot down provides wait condition of Machine language command.



In the main program, two subroutines are ready and monitor subroutine is also being called. For video RAM address, refer to Manual "MZ-80 BASIC."

Below is shown a training program assembled according to the Z80 statements. The object codes in the table are in absolute form, 5E00 being the initial address of this program. For these codes to be used unchanged, it is necessary to designate the start address to 5E00 in order to write the program by W command.

SHARP Z80 ASSEMBLER

		SHARI	280 ASSI	SMBLER		
$\begin{array}{c} 02\\ 03\\ 04\\ 06\\ 07\\ 09\\ 11\\ 12\\ 14\\ 15\\ 16\\ 18\\ 92\\ 12\\ 22\\ 22\\ 22\\ 22\\ 22\\ 23\\ 31\\ 23\\ 33\\ 34\\ 56\\ 78\\ 94\\ 0\end{array}$	5E45 5E46 5E47 5E48 5E48 5E4A 5E4B 5E4C 5E4F 5E53	3E16 CD1200 060A 21615E 5E 23 56 23 EDA0 CD425E 10F5 CD1B00 FE31 20F9 CD4B5E 216AD2 3635 CD425E 3600 112800 ED52 7E FEC7 20EF CD4B5E 3600 CD1B00 FE32 20F9 C36012 11000A 1B 7A B3 20FB C9 E5 016400 ED43A111 CD4400	TMDLY: BANG:	LD CALL LD LD INC LD INC LDI CALL DJNZ CALL CP JR CALL LD CALL LD CALL LD CALL CP JR CALL LD CALL CP JR CALL CP JR CALL LD CALL CP JR CALL LD CALL CP JR CALL CP JR CALL CP JR CALL CP JR CALL CD CC CD CALL CD CC CD CALL CD CC C	A, 16H OO12H B, OAH HL, DATA E, (HL) HL D, (HL) HL TMDLY -9 OO1BH 31H NZ, -5 BANG HL, D26AH (HL), 35H TMDLY (HL), OOH DE, OO28H HL, DE A, (HL) C7H NZ, -15 BANG (HL), OOH OO1BH 32H NZ, -5 1260H DE, OAOOH DE A, D E NZ, -3 HL BC, OO64H (11A1H), BC OO44H PC	 Place clear code 16 (Hex) to Acc. and clear the screen by CALL 0012H. Read data and transfer display code to video RAM. Key-in waited. By pressing key "1" (code: 31 Hex) the missile is launched. Emitting firing sound, the missile goes up to the UFO. The missile destroys the UFO with destroying sound. Key-in waited. By pressing key "2" (code: 32 Hex), the following command of Machine Language is waited for. Time delay subroutine Input 0A00 (Hex) in DE register and consume time until repeated decrement results in 0. Firing and destroying sounds subroutine. Store frequency dividing ratio 0064 (Hex) = 100 in monitor work areas 11A1 and 11A2 (Hex). At CALL 0044H a sound of 2MHz/ 100 = 20 kHz is given. Then increment
$\begin{array}{c} 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 $	5E29 5E22EF 55555555555555555555555555555555	112800 ED52 7E FEC7 20EF CD4B5E 3600 CD1B00 FE32 20F9 C36012 11000A 1B 7A B3 20F9 C36012 11000A 1B 7A B3 20F8 C9 E5 016400 ED43A111 CD4400 03 78 FE0E 20F3 CD4700 E1 C9 02D1 C7 92D2 EC B9D2 4E BAD2		LD SBC LD CP JR CALL CP JR JP LD CALL CP JR JP LD DEC LD OR JR RET PUSH LD LD	DE, 0028H HL, DE A, (HL) C7H NZ, -15 BANG (HL), 00H 001BH 32H NZ, -5 1260H DE, 0A00H DE A, D E NZ, -3 HL BC, 0064H (11A1H), BC	 ing sound. Key-in waited. By pressing key "2" (code: 32 Hex), the following command of Machine Language is waited for. Time delay subroutine Input 0A00 (Hex) in DE register and consume time until repeated decrement results in 0. Firing and destroying sounds subroutine. Store frequency dividing ratio 0064 (Hex) = 100 in monitor work areas 11A1 and 11A2 (Hex). At CALL 0044H a sound of 2MHz/

Application of commands

W command

Function

• To write hexadecimal data to specified memory address.

Usage

>W 2000 2000 01 23 45 67 89 AB CD EF 2008 FE CR

>

- (1) Give W (memory Write) command after the command wait ">".
- (2) The system displays one space and is in waiting condition for the next key-in.
- (3) Hexadecimal address given is displayed. Key-in of data is waited.
- (4) After 8 pieces of hexadecimal data are given, the system automatically displays the next address and the following key-in of data is waited.
- (5) After inputting necessary data, the wait condition for the next command is returned by means of CR key.

Error

• It is impossible to write in any area other than free area.

>W 1 0 0 0

- 1000
 - ? ? ? Address 1000 is not in free area.
- Command format is not correct (or when input of the command is desired to be suspended).
- >W 2 0 CR Give CR while inputting the command.

Example 1

In the photo at right is shown a written training program. (For further explanation of other commands, write as shown in the photo.)

DW SEB	8						
5E00		6 CD	12	00	86	BA	24
5E08	61 5	E SE	23	56	23	ED.	AØ.
5E18	(CD) 4	2 5E	18	F5	CD	1B	66
5118	FE S	1 20	F9	CD	4.6	5E	24
5E20	6A 1	2 36	35	CD.	42	5E	36
3528	66 4	1 28	00	ED	52	7E	172
<u>5E30</u>	Ci 2		CD	4B	5E	36	12[2]
5E38	CD 1	B 00	FE	32	20	F 9	CB
5E40	(51)	2 11	00	ØA	1B	76	183
5248	28 1	B C9	E5	81	64	88	ED
5259	43 f	1 11	CD.	44	00	03	113
5E58	12 1	E 20	F3	CD	47	88	24
000110080808080808080808080808080808080	1543112112111EFE	60212191919191919191919191919191919191919	12309500E05037	06500000000000000000000000000000000000	02044552160408	00000000000000000000000000000000000000	
5E68	D2 4	E BA	D2	49	RR	D2	210
S					ALC: NO	A COMPANY	

Example 2

By utilizing cursor key 🖾 as photographed at left, one byte is shifted down, facilitating correction of mistyping. When displacement e such as JR, DJNZ commands, etc. is to be specified, the system is in waiting condition for hexadecimal 4-digit key-in by inputting a period ".". Then a branch address may be directly specified instead of e. The system calculates displacement e automatically from the address and stores it into a required address.

>W 5E8 5E88 5E86	SF 16	CD 12	2 00	06 0B	÷
>₩¯5Ĕ8 5E88 5E85		CD 12	2 00	9←	
2W 5E1	19 10 .5E	0A F	5 🗱		

M command

Function To display data in a specified memory block in hexadecimal notation. To modify displayed data by cursor operation. Uleage >M 2000 200F 2000 0 1 2 3 4 5 6 7 8 9 AΒ CD EF 2008 FΕ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 * (1) Give M (Memory dump) command after ">". (2) The system displays one space and is in waiting condition for start address key-in. (3) By giving start address on hexadecimal 4-digit basis, an end address is waited. (4) After hexadecimal 4-digit end address is given, the system displays data of the specified block hexadecimally, and stands allowing cursor operation. (5) To modify "00" indicated with an arrow to "DC", shift the cursor up to the arrow position and input "DC". By keying-in of CR, thereafter, the cursor is returned to position. (6) When the cursor is in position, key-in of CR provides wait state of the next command. Error Any data in any area other than free area cannot be displayed. >M 1100 1107 1100 ??? Address 1100 is not in free area. The end address to be displayed must be equivalent to or larger than the start address. 2100 2000 >M2 · Command format is not correct (or when command input is disired to be suspended). > M 200 CR \leftarrow Give CR while inputting command. INVALID

Example 1

Provide "BREAK" in displayed memory block by means of <u>SHIFT</u> + <u>BREAK</u>, and command wait state is resumed. Or input address or data other than hexadecimal ones by cursor operation, "ERROR" is displayed and the system is returned to command wait state.

 >M SE00 SE70

 SE00 3E 16
 CD 12 00 06 0A 21

 SE00 61 5E
 SE 23 56 23 ED A0

 SE10 CD 42 5E 10 F5 CD 1B 00

 SE18 FE 31 20 F9 CD 4B

 BREAK

 >M 5E00 5E0F

 SE08 3E 16 CD 12 00 06 0A 21

 SE08 5E0F

 SE08 3E 16 CD 12 00 06 0A 21

 SE08 SE 16 CD 12 00 06 0A 21

 SE08 XY 5E 5E 23 56 23 ED A0

 SERROR

 >M

B command

Function

- To execute instructions the number of times specified in the break counter up to that preceding the address set by the break address.
- The maximum number of break points is 9, and the greatest break counter is "E" (14 times).
- The break points displayed can be modified by cursor operation.

Usage

> B

 A D D R
 C O U N T
 Lis a space symbol. Input space and distinguish two numbers.

 2 0 0 4 1
 Be sure to specify operation code address as break address.

183

- (1) Give B (Break point) command in wait state after ">".
- (2) The system displays the break point presently being set and is in wait state for key-in of break condition.
- (3) Break address: hexadecimal 4-digit. Give 1 thru E in break counter and key in CR .
- (4) Start a new line and wait for an input. Up to 9 points can be set as required.
- (5) When the cursor is in position, key-in of CR provides wait state of the next command.

Error

???

- Non-existing break point is attempted to be cleared.
- > B

```
ADDR COUNT
```

```
3000.0
```

Break count "0" implies that break point is cleared.

- No break point can be set in DJNZ instruction.
- > B

```
ADDR COUNT
```

 $2 1 0 0 \Box 1$

- DJNZ?
- No break point can be set in RST7 instruction.
- > B

```
ADDR COUNT
```

```
210F_A
```

```
RST 7?
```

- Over 9 break points are attempted to be set.
- > B

ADDR COUNT

2004.1

- $2 \ 1 \ 0 \ D \ 1 \ \langle$ Not received because the number of break points exceeds 9.
- OVER
- No break point can be set in program counter stack instruction such as CALL instruction. (If check of CALL
 instruction is desired, a break point is supposed to be set at the destination address of CALL.)
- > B A D D R C O U N T 5 E 0 2 _ 1 C A L L ?

& command

Function

To clear all the break points being set.

Usage

> &

- (1) Give & command after ">".
- (2) Return to wait state of the following command.

Example 1

The right photo shows a case where the break point of address 5E0D is to be changed to address 5E02. ("5E02" displayed in central B command has been changed from "5E0D" by cursor operation.) In this case, a new break point has been set in address 5E02, in addition to 5E0D. (Notice the arrangement in the photo.)

Example 2

At right is shown a case where the break point of address 5E0D has been cleared.

Example 3 (write down training program in memory.)


The right photo gives a case where execution starts by G command (see next page) and is broken at address 5E33. The system autoamtically displays the contents of each register and counter at this point, and returns to command wait state. (Set break points in other places so that change of each register and counter be grasped from the conditions of break point and training program flowchart.)

Example 4

At right is given how to restart from the address once interrupted by a break point.

(For explanation of G command, see next page.)

By restarting by G command after clearing all break points by & command the system is brought free from control of Machine Language, and completely depends on its machine language program.



·G command

Function

To execute a program from a specified start address. Used also to restart from a break point.

Usage

- >G 2000
- (1) Give G (Go) command after ">".
- (2) The system is in waiting condition for key-in of a start address for executing a program.
- (3) By keying-in the start address on hexadecimal 4-digit basis, the system control is transferred to the address.
- (4) Stopping of G command execution may be enabled either by the program or a break point.
- (5) To restart from a break point, press CR following G command. In this case the break point being set remains.

Error

Start address must be given on hexadecimal 4-digit basis.

>G 200 CR INVALID


Example

The start address of the training program has been set to be 5E00. Thus input 5E00 by G command. On the CRT screen shown at right, the program is executed from 5E05 and the screen has not yet been cleared with

>G 5E05

being displayed.

(Note) When the program overruns, turn off the power switch and resume from the beginning. In preparing a lengthy program, therefore, it is recommended to put S command prior to G command. This enables reading from the tape by Y command, setting of break points and debugging.



A command

Function

- To display the contents of main register set (2 sets of general purpose registers are provided in the Z80-CPU).
- Also to modify the contents of the register by means of cursor.

Usage > AA F С E В D Η L ΑB ΕF 0 1 2 3 4 5 67 89 CD (1) Give A (Accumulator) command after ">". (2) Register name and its contents are lined up as shown above and the cursor appears. (3) If required, do cursor control to modify the register contents. (4) By pressing CR , the next command is waited for. Error To correct, 2-digit number is to be put to the specified position. The following shows a data error. > A

A F В С D E Η L 2 3 4 5 67189 ΑB СD ΕF 0 1 ERROR 2-digit number required

C command

Function

• To display and modify the contents of the complementary register set, which is one of the above general purpose register set.

Usage


> C

A' D'E H' L F' B' C 2 3 ΑB СD ΕF 0 1 4 5 6 7 89

- (1) Give C (Complementary) command after ">".
- (2) Follow the same steps as A command.

Example

The right photo shows displayed contents of the general purpose registers by A and C commands.



P command

Function

• To display the contents of the special purpose register set for the Z80-CPU. Also to modify those contents by cursor control.

Usage

> P PC SP IX IY I 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1

- (1) By giving P (Program counter) command are displayed the contents of the following special purpose registers; program counter (PC), stack pointer (SP), index registers (IX and IY), and interrupt page address register (I). The cursor is also displayed.
- (2) Modification, if required, may be added by cursor control.

Error

• Like error in A command and C command, modification in which the number of digits of the newly given contents is not equal to that of the previous contents causes data error.

R command

Function

• To display the contents of all Z80-CPU registers. However, modification of the contents is impossible.

> R


A			F			В			С			D		E		Η			L	
0	1		2	3		4	5		6 7			8	9	А	В	С	D		E	F
A'			F' I			B' C'			ť D'				E		H'			Ľ		
0	1		2	3		4	5		6	7		8	9	А	В	С	D		E	F
Ρ	С				S	Ρ				I	Х			Ι	Y			I		
0	1	2	3		4	5	6	7		8	9	А	В	С	DΕ	F		0	1	

>

By giving R (Register) command, the register contents as shown above are displayed, and the next command is waited.

Example

The right photo shows the contents of special purpose registers and those of all registers displayed on the CRT screen by giving P command and R command, respectively.



X command

Function

To transfer a specified memory block to other memory area.

Usage

> X

- FROM? 2000 TO? 21FF TOP? 3000
- (1) Give X (memory TRANSfer) command after ">".
- (2) After displaying of "FROM?", the system is in waiting condition for an initial address of transfer memory block.
- (3) Being given the initial address on hexadecimal 4-digit basis, the system displays "TO?" and is in waiting condition for an end address of transfer memory block.
- (4) Being given the end address on hexadecimal 4-digit basis, the system displays "TOP?" and is in waiting condition for an initial address of the counter-area.
- (5) After the address of counter-area given on hexadecimal 4-digit basis, the specified memory block is transferred and the next command is waited.

Error

Transfer is performed only in memory area of free area.

> X

FROM?

7 7 7

M ? 2000 TO ? 2FFF TOP ? D000 (Address D000 is not in free area.)

- Command format is not appropriate (or when inputting of command is desired to be suspended).
- > X
 - FROM? 2000 TO? 2, CR Give CR while inputting command. INVALID


Example 1

At right is shown an execution in which data is written from address 2000 to address 2006, address 3000 thru 3006 are cleared, and then X command is given. Note that the transfer as shown below is also accessible.



Example 2

When the end address of memory block to be transferred is smaller than the initial address, the system is returned to waiting condition for key-in of the initial address. In case the end address is the same as initial address, only one byte is transferred. >W 2000 2000 00 11 22 33 44 55 66 >W 3000 3000 00 00 00 00 00 00 00 >X FROM? 2000 TO? 2006 TOP? 3000 >M 3000 3006 3000 00 11 22 33 44 55 66



S command

Function

• To record and store a specified block in the in-memory machine language program in a cassette tape together with its file name.

Usage

> S F I L E N A M E ? A B C CR F R O M ? 20`00 T O ? 3000

RECORD · PLAY

WRITING ABC

OK (or ERROR)

(1) Give S (Save) command after ">".

(2) The system displays "FILENAME?" and is in waiting condition for key-in of the file name.

- (3) Input the name and press CR.
- (4) Then the system displays "FROM?" and is in waiting condition for key-in of the initial address of memory block to be recorded.
- (5) Being given the initial address on hexadecimal 4-digit basis, the system displays "TO?" and is in waiting condition for key-in of the end address of memory block to be recorded.
- (6) After the end address given on hexadecimal 4-digit basis, an instruction is given to press RECORD and PLAY buttons of cassette tape recorder.
- (7) Pushing of these buttons gives on-record indication. After complete recording, "OK" is displayed. If an error occurs halfway, "ERROR" appears.

(8) To suspend execution of S command, press BREAK .

Error

Memory block only in free area is executed by S command.

```
> S
```

FILENAME? ABC CR

```
FROM? 1000
```

```
? ? ? Error display when specified outside free area.
```

The initial address must be smaller than the end address.

> S

>

FILENAME?ABC CR

FROM? 3000 TO? 2000

FROM ? Che initial and end addresses are inquired again.

Example

The right photo shows procedure to store the contents of memory block from address 2000 to address 3000 into a cassette tape together with the file name "ABC".



V command

Function

• To verify whether or not the file contents stored in the cassette tape are equal to those of the memory block corresponding to the address.

Usage

```
>V
FILENAME?ABC CR
PLAY
FOUND ABC FROM XXXX TO YYYY
VERIFYING ABC
OK (or ERROR)
```

>


- (1) Give V (Verify) command after ">".
- (2) The system displays "FILENAME?" and is in waiting condition for the file name to be verified.
- (3) After the file name is inputted and CR is pressed, an instruction is given to push PLAY button.
- (4) Verification indication appears. When verified to be equal, "OK" is indicated, while any error causes to display "ERROR".
- (5) To suspend execution of V command, press BREAK .

Error

• When the contents of cassette tape and those of memory block corresponding to the address are different, "ERROR" appears.

Example

At right are shown indications when V command is executed to cassette tape file with its name of "ABC" and to memory block. When both are verified to be equal, "OK" is displayed as described above and if any difference found, "ERROR" is displayed.



Y command

Function

To read a file stored on the cassette tape and load it into a memory.
 By specifying the predetermined file name, the particular file can be loaded.

Usage

>Y FILENAME?ABC CR PLAY FOUND ABC FROM XXXX TO YYYY LOADING ABC OK (or ERROR)

>

- (1) Give Y (Yank) command after ">".
- (2) The system displays "FILENAME?" and is in waiting condition for the file name to be read.
- (3) After the file name is inputted and CR is pressed, an instruction is given to push PLAY button.
- (4) By pushing PLAY button, the specified file is found and read. When the file name is not specified, the file first found is read. The file is loaded in memory and it is stored in the memory block from the initial address to the end address specified at saving.
- (5) To suspend Y command, press BREAK .


Error

• When any error occurs during reading, "ERROR" appears.

Example

At right is shown an example in which after one Y command for file name "ABC", another Y command for file name "DEF" is executed.

File "ABC" is loaded to addresses 2000 thru 2FFF and file "DEF" to 4000 thru 40FF. (The address to load is determined at the time of saving.)



command

Function

• To print on a option printer at the same time as displaying on the CRT screen.

Usage

>#

Every setting of # command reverses printer mode.

When starting Machine Language, the printer mode is reset. A # command then enables change-over to printer mode, and the subsequent outputs are represented both on the CRT screen and the printer. Another # command resets printer mode allowing to display on the CRT screen only.

Messages

- NO POWER OR NO CONNECTION (PRINTER) Indicates that printer power source is turned OFF or the printer is disconnected from the system.
- ALARM (PRINTER) Indicates that abnormality such as paper jamming, etc. has occurred in printer mechanism.
- PAPER EMPTY (PRINTER) Indicates that the printer paper needs replacing.

Example

Only in case of execution of M command, >M 5E00 5E6FCRT screen display and printer printing form5E00 3E 16are different. On the CRT screen 8 bytes of5E20 6A D2data are displayed in one line, while 16 bytes5E40 60 12are printed in one line of the printer:5E40 64 12

5E00	3E	16	CD	12	00	06	ØA	21	61	5E	5E	23	56	23	ED	A0	
5E10	CD	42	5E	10	F5	CD	16	00	FE	31	20	F9	CD	48	5E	21	
5E2Ø	6A	D2	36	35	CD	42	5E	36	00	11	28	00	ED	52	7E	FE	
5E30	C7	20	EF	CD	4B	5E	36	00	CD	18	00	FE	32	20	F9	03	
5E40	60	12	11	00	ØA	18	78	В3	20	FB	C9	E5	01	64	00	ED	
5E50	43	A1	11	CD	44	00	03	78	FE	ØE	20	F3	CD	47	00	E1	
5E60	09	02	D1	C7	92	D2	EC	89	D2	4E	BB	D2	43	BB	D2	4D	

! command

Function

• To shift the control to the monitor.

Usage

> !

By giving ! command after ">", the control is immediately returned to the monitor. To return to Machine Language, there are the following two manners.

• * G O T O \$ 1 2 0 0 CR

Clear free area and return the stack to its initial state.

• * G O T O \$ 1 2 6 0 CR

Keep free area and return to command wait state.

Linkage to BASIC program

A machine language program by this system can be linked to a BASIC program. The version numbers of BASIC to be linked, however, are limited to SP-5010 or after.

The photos below explain a typical method of linking to BASIC program.



Photo 1

Photo 2

Photo 3

"LIMIT 24063" is placed in order to ensure safety memory area where the training program is executed starting with address 5E00 (24064 in decimal number system). "LIMIT 24063" also limits the greatest memory address used in BASIC to 24063 (address 5DEF in hexadecimal number system). Photo 4 shows those loaded after tentatively maximizing BASIC usable area by means of "LIMIT MAX." OVERLAY displayed here means that the addresses to be loaded are in BASIC area. Therefore error occur.

It should be noticed from Photo 3 that even if machine language program is loaded, BASIC text is never cleared. This is a distinguishable point as compared to loading of BASIC text.

Taking this advantage, another method may be brought forth so as to consecutively link a BASIC program to a few machine language programs. As shown in Photos 5 and 6, the cassette tape can be automatically wound and stopped by pressing PLAY button only once at the initial load. It is noted that the loading addresses of the three machine language programs are same in the former, and not same in the latter.

It may become thus possible that more complicated programming of BASIC and machine language program could provide linkage of BASIC conversational language and calculating functions with Machine Language high-speed processings and input/output functions.




Photo 4

Photo 5

Photo 6

Monitor command

The MZ-80 series has the following monitor commands; LOAD command to load saved object program, GOTO\$ command to allow jumping to the initial address of program execution, SG command to emit sound as keying-in and SS command to stop sound.

The cassette file maked by Machine Language system program can be loaded and executed by the monitor without Machine Language.




Instructs to load saved object program. The address to be loaded is related to an area predetermined in the file. After complete loading of system programs such as BASIC, Machine Language, the system transfers the control to the loaded program. It is, however, necessary to transfer the control as to machine language program by GOTO command mentioned below.

*** GOTO \$ HHHH** CR

Instructs to transfer the system control to hexadecimal address HHHH. Following the GOTO\$ command, input the address represented in hexadecimal 4-digit numerals with keys.

Since load address of BASIC or Machine Language is 1200 (in dexadecimal number system), to execute "BYE" for BASIC or "!" for Mahcine Language and return the control to BASIC or Machine Language, key in GOTO\$ 1200 [CR]. In this case text area of BASIC and free area of Machine Language are cleared.



Instructs to emit a beeptone each time keying-in for inputting.



Instructs, contrary to SS command, to interrupt a beeptone when keying-in.

How to use monitor subroutines

Subroutine (hexadecimal address)	Function	Register storage	Number of stacks
CALL LETNL (0006)	Starts a new line and set the cursor at the head of the line.	Other than AF	8
CALL PRINTS (000C)	Displays one space at cursor position on the CRT screen.	Other than AF	13
CALL PRNT (0012)	Displays character corresponding to ACC data (regarded ASCII code) in the cursor position on the CRT screen.	Other than AF	13
CALL MSG (0015)	Displays messages from the cursor position on the CRT screen. The initial address of the message should be designated by DE register and its end mark must be carriage return (0D in hexadecimal notation). Carriage return is, however, not executed.	All registers	13
CALL GETKY (001B)	Takes ASCII code of one character to ACC using the key-board. Without keying-in, 0 is set in ACC. Chattering by keying-in is, however, not prevented. Echo back is not done either.	Other than AF	9
CALL BRKEY (001E)	Checks whether SHIFT and BREAK keys have been pressed. If pressed, Z flag is set, and if not pressed, it is reset.	Other than AF	1
CALL GETL (0003)	 Inputs one line using the keyboard (end mark is put by carriage return). Input data store address is set to DE register and called. The number of input letters and numbers (incl. carriage return) is 80 max. In keying-in, echo back is done and cursor operation is accessible. By pressing SHIFT and BREAK keys, BREAK code and carriage return code are set in the address given by DE register and return to main routine. 	All registers	15
CALL MELDY (0030)	Plays music data given by DE register. The end mark of music data is carriage return (0D in hexadecimal notation) or (C8 in hexadecimal notation). It is, however, noted that if C flag is 0 when returning, the performance has been completed, and if it is 1, BREAK key has been pressed in course of playing.	Other than AF	7
CALL BELL (003E)	Gives a mid-range tone "la" (approx. 440 Hz).	Other than AF	5
CALL XTEMP (0041)	Changes the tempo. Tempo data (1 thru 7) is set to ACC and called. ACC \leftarrow 1 the slowest ACC \leftarrow 4 moderate ACC \leftarrow 7 the fastest	All registers	4

Subroutine (hexadecimal address)	Function	Register storage	Number of stacks
CALL MSTA (0044)	Emits continuous sounds of specified frequency dividing ratio. Of the ratio nn' (binary), n' and n are stored in addresses 11A1 and 11A2, respectively, and they are called. The relation of frequency dividing ratio to generated frequency is 2 MHz/nn'.	Only BC and DE	3
CALL MSTP (0047)	Stops emitting sounds.	Other than AF	1
CALL TIMST (0033)	Sets the built-in clock. (The clock starts to function by this call.) The call conditions are; ACC \leftarrow 0 (AM), ACC \leftarrow 1 (PM), DE \leftarrow number of seconds represented in binary notation.	Other than AF	6
CALL TIMRD (003B)	Reads indication of the built-in clock. The conditions when returning are; ACC \leftarrow 0 (AM), ACC \leftarrow 1 (PM), DE \leftarrow number of seconds represented in binary notation.	Other than AF and DE	3

Special display codes and ASCII codes

Key	Display code	ASCII code
CURSOR U	C1	11
CURSOR	C2	12
CURSOR 🔁	C3	13
CURSOR G	C4	14
HOME	C5	, 15
CLR	C6	16
DEL	C7	60
INST	C8 .	61
CAP	C9	62
SML	CA	63
BREAK	CB	64
CR	CD	66

Note


For music data, like those in BASIC Manual, ASCII codes shall be assigned in the order of musical interval and tone.


Example C 3 D E F G A B R C C.2 D E F G A B CR

Also tempo data is represented in binary codes of 1 thru 7.

Below is shown a somewhat complicated sample program using Machine Language. This program data having about 4600 bytes are stored beginning at address 2000, and the program is executed from this address. The program is interrupted with SHIFT and BREAK keys, and Machine Language is taken back. However, this procedure is valid only just before repeating of the program.

List of sample program





>M 200	0 31	17A															
2000	31	00			97			16		5A		11	00	00	3E	00	
2010	CD	63	23	CD	5D	23	11	74	23		60	23	CD	5D	23	06	
2020	14	21	90	23	11	79	DØ	C5	01	28	00	CD	E8	20	CD	02	
2030	21	C1	05	C2	27	20	C3	39	20	CD	69	23	CD	BC	21	CD	
2040	72	20	CD	E2	21	CD	72	20	CD	00	22	CD	72	20	CD	22	
2050	22	CD	72	20	CD	40	22	CD	72	20	CD	4Ĥ	22	CD	72	20	
2060	CD	6C	23	CA	60	12	CD	6F	23	7B	FE	40	D2	97	20	C3	
2070	30	20	CD	02	23	CD	8A	21	CD	27	23	CD	SA	21	CD	2E	
2080	23	CD	8 A	21	CD	35	23	CD	8A	21	CD	30	23	CD	8A	21	
2090	CD	43	23	CD	8A	21	C9	3E	16	CD	5A	23	11	79	DØ	21	
2000	BC	26	01	18	01	CD	02	21	11	69	D2	21	D4	27	01	18	
2080	01	CD	02	21	21	99	DØ	11	EC	28	ØE	13	E5	D5	C5	CD	
2000	23	21	3E	C7	CD	6C	22	C1	ØD	CA	DA	20	D1	62	6B	11	
20D0	ØA	00	19	54	5D	E1	23	С3	BC	20	D1	E1	66	ØĤ	CD	7A	
20E0	21	05	C2	DE	20	C3	06	20	E5	D5	C5	01	01	99	2 R	72	
20F0	23	71	23	70	CD	66	23	03	78	FE	20	C2	EE	20	C1	D1	
2100	E1	C9	ED	A0	79	FE	00	C2	02	21	78	FE	99	C2	02	21	
2110	63	F5	E5	21	02	ΕØ	7E	E6	80	FE	00	C2	16	21	E1	F1	
2120	C3	02	21	E5	D5	C5	01	64	00	2A	72	23	71	23	70	CD	
2130	66	23	63	78	FE	10	C2	29	21	CD	69	23	C1	D1	E1	C9	
2140	47	ØE	ØĤ	3E	68	CD	AB	21	CD	92	21	CD	5D	21	78	CD	
2150	AB	21	CD	92	21	CD	5D	21	ØD	C2	43	21	C9	F5	D5	11	
2160	00	02	18	7A	FE	00	C2	62	21	7B	FE	00	C2	62	21	D1	
2170	F1	C9	F5	D5	11	00	01	C3	62	21	F5	D5	11	00	A0	C3	
2180	62	21	F5	D5	11	00	03	C3	62	21	F5	D5	11	99	40	C3	
2190	62	21	C5	D5	E5	01	00	ØB	2A	72	23	71	23	70	CD	66	
2140	23	CD	72	21	CD	69	23	E1	D1	C1	<u>C9</u>	F5	E5	21	02	EØ	
2180	7E	E6	80	FE	00	C2	80	21	E1	F1	77	C9	E5	CD	23	21	
2100	21	97	DØ	11	27	99	19	7E	FE	00	C2	DD	21	47	3E	2D	

	-	-		-	-												
21DØ	CD	ĤΒ	21	CD	72	21	78	CD	ĀΒ	21	С3	03	21	CD	40	21	
21EØ	E1	C9	E5	CD	23	21	21	30	D1	2B	7E	FE	00	C2	DD	21	
21FØ	47	3E	78	CD	AB	21	CD	72	21	78	CD	AB	21	C3	E9	21	
2200	E5	CD	23	21	21	A2	D2	11	29	00	ED	52	7E	FE	00	Ĉ2	
2210	DD	21	47	3E	59	CD	AB	21	CD	72	21	78	CD	AB	21	03	
2220	07	22	E5	CD	23	21	21	DØ	DØ	23	7E	FE	00	C2	DD	21	
2230	47	3E	78	CD	ĤΒ	21	CD	72	21	78	CD	AB	21	C3	29	22	
2240	E5	CD	23	21	21	E3	D1	C3	29	22	E5	CD	23	21	21	00	
2250	- D3	11	27	00	ED	52	7E	FE	00	<u>C2</u>	DD	21	47	3E	20	CD	
2260	AB	21	CD	72	21	78	CD	AB	21	C3	51	22	C5	F5	06	00	
2270	18	Ē6	FØ	FE	FØ	CA	8C	22									
									FE	00	CA	8F	22	FE	10	CA	
2280	E1	22	FE	20	CA	CB	22	FE	30	CA	E8	22	F1	C1	C9	18	
2290	E6	ØF	70	01	28	99	ED	42	4F	CD	82	21	46	F1	CD	AB.	
22AØ	21	F5	ØD	CA	AD	22	CD	82	21	79	C3	92	22	13	03	70	
2280	22	1A	E6	ØF	70	23	4F	CD.	82	21	46	F1	CD	ĀΒ	21	F5	
2200	ØD	CA	AD	22	CD	82	21	79	C3	B 4	22	18	E6	ØF	70	01	
22DØ	28	00	09	4F	CD	82	21	46	F1	CD	AB	21	F5	ØD	CA	AD	
22EØ	22	CD	82	21	79	C3	ĈĒ	22	18	E6	ØF	70	28	4F	CD	82	
22F0	21	46	F1	CD	AB	21	F5	ØD	CA								
										AD	22	CD	82	21	79	C3	
2300	EB	22	E5	11	AA	29	21	83	DØ	06	14	C5	E5	01	14	99	
2310	EB	CD	11	21	EB	E1	D5	11	28	ଡଡ	19	D1	C1	05	CA	25	
2320	23	C5	C3	ØC	23	E1	C9	E5	11	3A	2B	C3	06	23	E5	11	
2330	CA	20	C3	06	23	E5	11	5A	2E	C3	06	23	E5	11	ΕĤ	2F	
2340	C3	06	23	E5	06	14	21	90	23	11	79	DØ	05	01	28	00	
2350	CD	11	21	C1	05	C2	4C	23	E1	Ĉ9	C3	12	00	Ĉ3	06	00	
2360	03	15	00	C3	33	00	Ċ3	44	00	C3	47	00	C3	1E	_		
2370															00 00	03	
	3B	00	A1	11	20	20	20	20	20	20	20	20	20	20	20	28	
2380	20	53	50	41	43	45	20	20	49	4E	56	41	44	45	52	20	
2390	2Ĥ	20	20	20	·20	20	20	20	20	20	20	ØD	00	00	ଡଡ	00	
23A0	00	00	00	00	00	00	00	99	99	00	00	00	00	00	F8	FC	
2380	FC	F4	00	.00	00	00	00	00	00	00	C7	00	00	00	00	00	
2300	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
23DØ	00	00	00	F8	FE	FF	FC	FC	FC	F8	FF	FD	F4	00	00	00	
23EØ	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
23F0	00	00	00	C7	00	00	00	00	00	00	FE	FF	FF	FF	FF		
																FF	
2400	FF	FA	F3	F3	FF	FD	00	00	00	00	00	00	00	00	00	00	
2410	00	00	00	00	00	00	66	66	00	99	88	99		00	00	00	
2420	00	FE	FF	FF	FF	FF	FF	FF	F5	00	00	00	99	FB	FD	99	
2430	00	00	00	00	00	00	00	99	99	00	00	00	00	00	00	00	
2440	00	00	00	00	00	00	00	99	FE	FF	FF	FF	FF	FF	FF	FA	
2450	00	00	00	00	00	FA	FF	FD	00	00	00	00	00	00	00	07	
2460	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	FS	
2470	FF	FF	FF	FF	FF	FF	FF	00	F4	00	00	00	00.		F3	FF	
2480	F4	00	00	00	00	00	00	00	00	00	00	00	00	00	00		
2488			00													00	
	00	00		00	00	00	00	FE	FF	FF	FF	FF	FF	FF	F5	4E	
24A0	00	00	00	99	00	00	00	F2	F9	99	00	99	00	00	00	99	
24BØ	00	00	00	00	00	00	99	00		.00	00	00	66	00	00	FF	
2400	FF	FF	FF	FF	FF	FF	F2	99	00	00	00	F8	00	00	00	00	
24DØ	FA	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
24E0	00	00	00	00	00	00	F8	FF	FF	FF	FF	F1	00	00	F4	-00	
24FØ	00	00	00	00	00	00	00	F8	FF	F5	00	00	00	00	00	00	
2500	00	00	00	00	00	00	C7	00	00	00	00	00	00	00	FA	FF	
2510	FF	FF	F1	00	00	00											
							00 00	00	00	00 00	00	00	00	00	F8	FF	
2520	FF	F5	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
2530	00	00	00	00	00	00	FA	FF	F1	FA	90	00	00	00	00	00	
2540	00	00	00	00	00	00	FF	FF	FF	F5	99	00	00	00	99	00	

2.

2550	99	00	00	00	00	00	00	00	00	00	00	00	00	00	F2	F5
2560	00	F2	00	00	00	00	00	00	00	00	00	00	00	00	FF	FF
2570	FF	F1	00	00	00	00	00	00	00	00	00	00	00	00	00	00
2580	00	00	00	00	00	00	00	F4	00	F2	F4	00	F8	FF	FF	FC
2590	FF	F5	00	00	00	00	FF	FF	FF	00	00	00	00	00	00	00
2580	00	00	00	00	00	80	00	00	00	88	00	00	00	00	00	68 F9
2580	00	00	00	00	FF	FF	FF	FF	FF	FF	00	00	00	FE	FF	FF
2500	FF	00	00	00	00	C7	00	00	00	00	00	00 00	00	00	гг 00	60
2500	00	00	00	00	00	00	00	F2	F4	00	00	00	FB	FF	FF	FF
25E0		F7	00	00	00	FF	FF	FF	F1	00	00	00	00	00	00	60
25FØ	00	00	00	00	00	00	00	00	00	00	00	00 00	00	00	00	00 00
2600	F9	00	00	00	F2	F1	00	00	F3	F1	00	00	F8	FF	FF	66 F7
2610	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
2620	00	00	00	C7	00	00	00	00	00	F9	00	00	00	00	00	00
2630	00	00	00	00	00	FF	F7	00	00	00	00	00	00	00	00	00
2640	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00 00
2650	00	00	F9	FC	FC	FC	00	00	00	00	00	00	FE	F3	00	00
2660	ØØ	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
2670	00	00	00	00	00	00	00	00	00	00	00	F2	FB	FF	FF	FC
2680	FC	FC	00	F6	F1	00	00	00	00	00	00	00	00	00	00	00
2690	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
26A0	00	00	00	00	00	00	F3	F3	F3	F3	00	00	00	00	00	00
2680	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
2600	00	00	00	00	00	00	C7	C7	C7	00	00	00	C7	C7	89	00
26DØ	00	C7	C7	00	00	C7	C7	C7	C7	00	00	00	00	00	00	00
26EØ	00	00	00	00	00	00	00	00	00	00	00	00	00	00	C7	00
26FØ	00	C7	00	00	00	00	C7	00	C7	00	00	C7	00	C7	00	00
2700	00	00	00	00	00	00	00	00	00	00	00	00	00	00	89	00
2710	00	00	00	00	00	00	C7	00	00	C7	00	C7	00	00	C7	00
2720	C7	00	00	00	00	C7	00	00	00	00	00	00	00	00	00	00
2730	00	00	00	00	00	00	00	00	00	00	00	00	00	00	C7	C7
2740	C7	00	00	C7	C7	C7	C7	00	C7	00	00	00	00	C7	C7	C7
2750	C7	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
2760	00	00	00	00	C7	00	C7	00	00	00	00	C7	00	00	C7	00
2770	C7	00	00	00	00	67	00	00	00	00	00	00	00	00	00	00
2780	00	00	00	00	00	00	00	00	00	C7	00	00	C7	00	C7	00
2790	00	00	00	C7	00	00	C7	00	C7	00	00	C7	00	C7	.00	00
27A0	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
2780	00	00	C7	C7	00	00	C7	00	00	00	00	00	99	99	00	00
2700	00	C7	C7	00	00	C7	C7	C7	C7	00	<u>00</u>	00	00	00	00	00
2700	00	00	00	00	00	00	C7	C7	C7	00	C7	00	00	99	00	C7
27EØ	00	00	00	C7		00	C7	C7	00	00	00	C7	00	00	00	C7
27F0	00		C7		00	C7	C7	00	00	00	00	00	00	00	00	C7
2800	00	00	C7		00	C7	00	C7	00	00	00	C7	00	C7	00	00
2810	C7		C7	00	C7	00	00	C7	00	00	00	00	C7	00	80	C7
2820	00		00	00	00	00	99	C7	99	00	C7	C7	00	00	00	66
2830	00	00		C7	00	C7	00	00	C7	00	07	99	00	00	00	C7
2840	00		00	00	C7	00	00	C7	00	00	00	00	00	00	00	C7
2850	00		C7	00	C7	C7	00	C7	00	00	00	C7	00	C7	C7	C7
2860	C7	00	C7	00	00	C7	00	C7	C7	C7	C7	00	C7	C7	C7	00
2870	00	00	00	00	00	00	00	C7	00	00	07	00	C7	C7	00	C7
2880 2890	00 00	00 00	00 00	00 00	00 C7	C7 00	00 C7	00 00	C7 00	00 00	C7 89	00	00	C7	99 99	C7
2890 2880	00 00	00	66 C7	00 00	00	66 C7	00	00 00	00 C7	00 00	00 C7	00 00	00 00	00 07	00 00	C7
2880 2880	66 C7	00	C7	00 00	09 C7	00	00	00 C7	00	99 99	00	00 00	00 C7	C7 00	00 00	00 C7
2800	00	00	00	00 00	00	00	66 C7		66 C7	00 00	66 C7	00	00	00 C7	00 00	00
2000	00	00	00	0.0	00	00	01	C.	ωr	00	C1	00	0.0	01	00	00

28DØ	00	C7	00	00	00	C7	00	00	C7	00	C7	C7	00	00	00	C7	
28EØ	C7	C7	C7	00	C7	00	00	C7	00	00	00	00	17	23	FØ	00	
28FØ	00	00	00	00	00	00	17	23	FØ	00	00	00	-				
													00	00	00	00	
2900	24	17	FØ	00	<u>0</u> 0	00	<i>00</i>	ØØ	00	00	13	24	FØ	66	00	66	
2910	00	00	00	00	1F	29	11	3E	04	FØ	00	00	00	00	23	33	
2920	23	15	FØ	00	00	00	00	00	22	13	23	31	21	FØ	00	00	
2930	00	00	1F	11	11	1F	11	2F	3E	FØ	00	00	20	12	FØ	00	
2940	00	00	00	00	00	00	17	24	FØ	00	00	00	00	00	00		
2950	2F	FØ	FØ	00	00	00			-							00	
							00	00	00	00	2F	11	FØ	00	00	00	
2960	00	00	00	00	2D	18	FØ	ØØ.	60	00	60	00	00	99	27	34	
2970	FØ	00	99	00	00	00	00	00	2F	<i>06</i>	12	FØ	00	66	99	99	
2980	00	00	22	3E	2F	1F	FØ	00	00	00	00	80	22	14	27	31	
2990	FØ	00	00	00	00	00	1F	2D	11	FØ	00	00	00	00	00	00	
2980	22	12	29	19	22	FØ	00	00	00	00	00	00	00	00	00	00	
2980	00	00	F8	00	00	00	00	00	00	00	00	00	00	00	00	00	
2900	00	00	00	00	F8	FC	FF	FF	FF	FF							
											FF	FD	<u>00</u>	99	00	00	
2900	00	00	00	00	00	00	FE	FA	FF	FF	FF	FF	FF	FF	FF	FF	
29EØ	FA	F1	00	00	00	00	00	00	00	FE	FF	FE	FF	FF	FF	FF	
29FØ	FF	FF	FF	F5	00	00	F1	00	00	00	00	00	FE	FF	FF	FF	
2A00	FF	FF	FF	FF	FF	FF	FA	00	00	00	00	F1	00	00	00	F8	
2A10	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	00	F4	00	00	00	00	
2A20	F4	00	00	F6	FF	FF	FF	FF	FF	FF	FF	FF	FF	F5	4E	00	
2830	00	00	00	00	00	00	00	FD	FF	FF	FF	FF	FF	FF	FF	FF	
2840	FF	F2	00	00	00	00	00	00	F2	00	F2	FB	FF	FF		FF	
2850	FF	FF	F1	00	00	00	00	00						-	FF		
								-	00	00	00	00	00	F4	F8	F4	
2860	FA	FF	FF	FF	FF	F1	00	00	00	00	00	00	00	00	00	00	
2870	00	00	FA	F1	00	FF	FF	F1	FA	00	99	00	00	00	60	00	
2A80	00	00	00	00	00	F5	F2	00	00	F2	F5	00	F2	00	00	00	
2890	00.	00	00	00	00	00	00	00	FA	F1	00	F4	00	00	00	00	
2880	F2	F4	00	F8	FF	FD	FE	F5	00	00	00	00	FA	00	00	F8	
2880	00	00	00	00	00	00	00	FF	FF	FF	FF	FF	00	00	00	F8	
2800	F7	00	00	00	F4	00	00	00	00	00	00	FB	FF	FF	FF	FF	
2ADØ	00	00	00	FA	FI	00	00	00	F8	00	00	00	00	00	00	F2	
	F1	00	F2	F1	00	00	00	F3									
2AEØ				-					00	00	00	00 00	00	F8	00	00	
2AFØ	00	00	00	00	00	00	00	00	00	00	F2	00	00	00	00	00	
2800	00	00	F8	00	00	00	<u>00</u>	ØØ	00	00	00	00	00	F2	00	00	
2810	00	99	00	00	00	00	00	F2	00	FB	FF	FF	FF	FC	FC	00	
2B20	00	00	00	00	00	00	00	00	00	00	00	00	00	00	F2	F3	
2B30	F3	F3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	
2840	00	00	00	F4	F8	00	00	00	00	00	00	00	00	00	00	00	
2850	00	00	00	00	FC	F4	00	00	00	FC	FD	FC	00	00	00	00	
2B60	00	00	00	00	00	00	FC	F8	FF	FF	FF	FF	FF	FF	FF	FF	
2870	FF	FC	00	00	00	00											
							00	00	00	FE	F7	FA	FF		FF	FF	
2880	FF	FF	FF	FF	FF	FF	FC	00	00	00	00	00	FE	F1	FF	FF	
2890	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FA	00	00	00	00	F8	
28A0	00	FC	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	00	F4	
2880	00	00	00	FE	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	
2BCØ	FF	F5	4E	00	00	00	00	FF	FF	FF	FF	FF	FF	FF	FF	FF	
28DØ	FF	FF	FF	FF	FF	F2	00	00	F2	00	F8	F5	FA	FF	FF	FF	
2BEØ	FA	FF	FF	FF	FF	FF	FF	FF	F5	00	00	00	00	F4	FA	FB	
2BFØ	FF	FF	FF	FF	FF	FF	FF	FF	FF	F7	00	00	00	00	00	00	
		rr 00	00														
	00		FIFI	00	FA	FF	FF	FB	FF	FF	FF	FF	F7	00	00	00	
2000	00				00	P** .	Part	Sample States	prove grown				games			-	
2010	00	00	00	00		F1	F2		FF	FB	FF	FD	FA	FF	F7	00	
2C10 2C20	00 F5	00 00	00 00	00 00	00	00	00	00	00	00	00	FF	FF	FF FD	F7 FB	00 F7	
2010	00 F5 00	00 00 FB	00 00 00	00 00 00	00 F1		00		00								
2C10 2C20	00 F5 00	00 00	00 00 00	00 00	00	00	00	00 00	00	00	00 00	FF	FF F8	FD	FB	F7	


2050	00	00	00	F2	FF	FF	F7	00 00	00	00 55	00	00 00	00	00	00	FF
2C60 2670	FF 00	FF ØØ	00 00	00 F2	F1 F1	00 F2	00 00	00 F4	FA 00	FF 00	F1 00	00 00	00	00	00	00
2070	00	00	00	00	00	00	00	60	00	00	00 00	00	00 00	FB 00	F1 99	00 00
2090	00	00	FI	00	00	00	00	00	00	00	00	00	FS	F2	00	00 00
2CA0	00	00	00	00	00	00	00	00	FS	00	00	00	00	00	FS	F2
2080	00	00	00	00	00	00	00	00	00	00	00	00	00	89	00	FJ
2000	F3	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
2CD0	00	00	00	00	00	00	00	00	00	00	99	00	00	00	00	00
2CE0	00	00	00	00	FC	FD	FC	FC	FE	FD	FC	FC	F4	00	00	99
2CFØ	00	99	00	00	00	00	00	FA	F7	F1	FF	FF	FF	FF	FF	FF
2D00	FF	FD	00	00	00	00	00	00	00	99	99	F2	F1	FC	FF	FF
2D10	FF	FF	FF	FF	FF	FF	FD	00	00 EE	<u>00</u>	00	00	F2	F8	FE	FF
2D20 2D30	FF ØØ	FF	FF	FF	FF	FF F5	FF FA	FF	FF FA	FF	FF	F5 FF	00	00	00	00
2030 2040	00	00	00	00	F2	F1	00	F1	FA	F7	FB	FF	FF	FF	FF	F5 FF
2D50	FF	FF	00	00	F8	00	00	F1	F8	FF	FF	FC	FC	FC	F6	FF
2060	FD	FA	FF	FF	F7	F5	00	00	00	00	00	00	FF	FF	FF	FF
2D70	FF	FF	FF	F6	F7	00	FB	FF	00	F1	00	00	00	F4	F8	00
2D8Ø	FF	FF	FF	FF	FF	FF	FF	FD	F4	00	00	F1	00	F9	00	00
2D90	00	F4	F8	00	FA	FF	FF	FF	FF	FF	FF	FF	F5	00	00	00
2DA0	00	00	00	00	88	00	99	99	00	FF	FF	FF	FF	FF	FF	FF
2DBØ	00	00	60	00	00	00	00	99	00	F1	00	F4	00	99	FA	FF
2DCØ	FF	FF	FF	F7	00	00	00	00	00	00	00	99	FC	99	99	F8
2DDØ	00	00 00	FA	FF	FF	FF	FF	F5	00	00	00	00	66	89	00	00
2DEØ	F7	00 00	00 00	99 99	F4	00	00	FF	FF	FF	F7	00 50	00	00	00	00
2DF0 2E00	00 00	00 00	00 00	00 00	00 00	00 00	00 00	00 F4	F8	00 00	99 99	FA	FF	FF	F1	00
2E00 2E10	FF	66 F7	00	00 00	00 00	00 00	00 00	F4 00	00 00	00 00	00 F4	00 00	00 00	F8 00	00 00	F2
2E10 2E20	00	00	00	00	00	F1	00	00	00 00	00	00	00 00	66 F8	00 00	00	00 00
2530	00	00	00	00	00	00	00	F2	00	F8	F4	00	00	58	66 F4	00 00
2E40	00	00	00	00	00	00	00	00	00	00	00	00	00	00	F3	F3
2E50	F3	F1	00	00	00	00	00	99	00	00	00	99	00	00	00	00
2E6Ø	00	00	99	00	F4	00	00	00	00	00	00	00	00	99	00	00
2E70	00	90	99	F8	99	F1	99	99	00	FĤ	F3	F9	F4	00	99	00
2E80	99	99	00	00	88	99	FC	99	00	00	99	99	FC	FC	FE	FF
2E90	FF	FC	00	00	00	00	00	00	00	FC	FA	F5	00	99	F8	FF
2EAØ	FF	FF	FF	FF	FF	FF	FD	00	99	00	99	99	FE	00 00	F2	00
2EBØ 2ECØ	00 FF	00 FC	FE FE	F3 F5	FB 00	F3 00	FF F8	FF FC	FF F4	FF 00	FF F3	FD	99 FF	00	00	F8
2EC0 2ED0	F4	00	00	FE	FF	FF	FF	F1	00	66 F8	FF	00 FF	FF	FF	FB	FF FF
2EE0	F6	FF	F5	F2	FD	99	00	FF	FF	FF	F1	00	00	FA	FF	FF
2EFØ	FF	FF	FF	FF	FF	F2	00	99	F2	00	F5	FF	00	F1	00	00
2F00	00	F2	FF	FF	FF	FF	FF	FF	FF	FF	80	99	99	F4	00	FB
2F10	F7	00	00	99	00	00	FB	FF	FF	FF	FF	FF	FF	F7	00	00
2F20	00	99	F8	99	F9	00	99	99	00	99	F2	F3	FF	FF	FF	FF
2F30	FF	F5	00	99	99	F1	99	99	F8	FD	FC	99	99	00	99	99
2F40	FF	FF	FF	FF	FF	99	00	99	99	00	99	99	FF	FF	FF	FF
2F50	F4	00	00	00	FB	FF	FF	FF	F7	99	99	99	FS	99	99	99
2F60	FB	FF	FF	FF	00 00	00	00	00	F2	FF	FF	FF	99	00	00	00
2F70	00 90	99 99	00 90	F2	99 99	FF	FF	F7	00 00	00	00	00	00	FF	FF	F5
2F80 2F90	00 00	00 00	00 F2	F8 00	00 00	00 00	00 00	00 00	00 00	FA	FF	F5 99	00 99	00 00	00	00 55
2F 90 2F 90	00 00	99 90	Г 4 00	00 00	00 80	00 00	00 00	00 00	00 00	00 00	00 F2	80 80	00 00	00 00	FF	F5
2F80	00	00	FA	FF	00 00	88 88	00 00	00 00	00 00	00 00	F 2 00	00 00	00 00	00 F2	00 00	00 00
2FCØ	00	00	00	00	00	00	00	F2	00 00	00	00 00	00	00	F8	66 F4	88 88
									*** ****			· · · · ·	···· ····			

2FDØ F3 F1 2FEØ 00 00 00 00 99 00 99 00 00 00 00 00 00 ØØ 2FFØ 00 00 00 00 F8 00 F8 00 99 ឲឲ 00 00 00 00 00 ØØ 3000 00 00 00 00 F2 99 00 00 00 00 00 F8 00 00 ØØ 00 3010 00 00 00 00 00 00 FE FF F4 00 00 FS FC F4 E 00 3020 00 00 00 00 00 00 00 00 00 F2 FT F7 00 F8 FF FF 3030 FF FF FD FE F5F1 00 00 00 00 00 00 00 F4 **FIF** ØЙ 3040 00 F3 00 FF FF FF FF FF F1 ØØ 00 00 00 00 00 00 3050 4E 00 00 00 00 00 00 FB F2 FF F7 F1 00 00 00 00 3060 00 00 00 F2 00.00 00 99 00 00 ថថ 00 FF FD F4 ចាច 3070 00 00 00 00 F8 00 99 F1 E ១១ ឲឲ ØØ 00 00 E 99 3080 F7 FF 00 00 00 00 00 00 F2 00 FΘ 00 60 00 ាច ØØ 3090 00 00 60 00 F2 F4 00 00 00 00 ŪŪ 00 FA F5 F8 ÐЙ 30A0 00 00 00 00 00 00 00 00 00 00 FA FC F4 00 00 00 3080 00 F5 00 00 00 00 00 00 00 00 00 00 00 F8 FF FF 3000 FF FF F4 00 00 00 F5 99 00 00 00 00 00 00 ØØ 00 3000 FA FF FF FF FF FF FC 00 00 F5 00 F1 00 00 00 00 3020 00 00 00 00 F2 FB FF FF FF FF F1 99 00 ឲាច 90 FE 30F0 F1 00 00 00 00 00 00 00 00 00 FB FF FF FF ចាច ឲា 3100 00 00 00 00 F500 00 90 00 00 60 00 00 00 F2 FF 3110 FF F5 00 00 F1 00 00 00 00 00 00 00 00 00 ផា 00 3120 00 00 00 FB FF F5 00 00 00 00 00 00 00 F8 00 00 3130 00 00 00 00 00 00 00 F2 FF F1 F2 00 00 00 00 ØØ 3140 00 00 00 00 F4 00 00 00 00 00 ŪŪ 00 F2 00 00 ØØ 3150 00 00 00 00 80 00 00 00 00 F4 00 00 00 FC 00 F4 3160 00 00 00 00 00 00 00 00 00 00 00 00 00 00 F2 F3 F3 F3 3170 00 00 00 00 00 00 00 00 28

Explanation of Z80 instruction set

Z80 CPU flags

The flag register (F and F') are provided so that the programmer be able to check CPU status at any time. The bit arrangement of each flag is:



These flags are set or reset by CPU operations.

C, P/V, Z, and S can be verified by the programmer using instructions such as conditional jump, call, etc., while H and N employed in BCD arithmetic operation are not able to be directly checked.

Carry flag C

Setting and resetting of the carry flag depends on arithmetic operations to be executed.

The carry flag is set when carry or borrow takes place in ADD instruction or SUB instruction, respectively. Without any carry or borrow, the carry flag is reset.

When the conditions for decimal adjustment are met, DAA instruction sets the carry flag.

In PLA, RRA, RL, and RR instructions, the carry flag is included as a bit in the link.

In RLCA, RLC, and SLA instructions, a contents of bit 7 of register and memory location are shifted to the carry flag and remains there.

In RRCA, RRC, SRA, and SRL instructions, 0-bit contents of any register or memory location are shifted to the carry flag.

The carry flag is reset by AND, OR, or XOR command.

It is also set by SCF instruction and reversed by CCF instruction.

Add/subtract flag N

This flag is used for execution of DAA instruction. It is set to "0" by ADD instruction and to "1" by SUB instruction.

Parity/overflow flag P/V

This flag is set due to an overflow caused when result of an arithmetic operation to be stored in the accumulator is less than -128 or more than +127.

Described here are conditions for this flag to be set or reset.

- 1) When adding numbers of different signs: Reset.
- 2) When addition of numbers of the same sign results in a number of the opposite sign: Set.

Example		Decim	nal					Bin	ary					
		+ 1 2	2 0	=	0	1	1	1	1	0	0	0		
	+)	+ 1 0	5	==	0	1	1	0	1	0	0	1		
		- 9	5		1	1	1	0	0	0	0	1	(Overflow)	

3) When subtracting numbers of the same sign: Reset.

4) When subtracting numbers of different signs: Set or reset depending on how large each number is. In the following case, the flag is reset.

Example		De	cimal					Bir	hary					
		+ 1	27	=	0	1	1	1	1	1	1	1		
	-)	-	64	=	1	1	0	0	0	0	0	0		
		_	6 5	=	1	0	1	1	1	1	1	1	(Overflow)	

flag is also used in checking the parity (the number of "1" bits in a byte) calculated in logical operation or rotate summand. When the sum of "1" bits is odd, P = 0 (odd parity), and if it is even, P = 1 (even parity).

movie executing search instructions (CPI, CPD, etc.) or block transfer instructions (LDI, LDD, etc.), this P/V flag monitors status of the byte counter (BC). When the byte counter is not "0", the flag is "1", and when "0", it is also "0".

executing LD A, I and LD A, R instructions, the contents of IFF2 (interrupt enable flip-flop 2) are transferred to this
 flag, by which the contents of IFF2 can be saved or tested. When reading bytes one by one from the I/O device by
 r, (C) instruction, this P/V flag is set or reset according to data parity.

Half-carry flag H

The half-carry flag is set or reset depending on the carry or borrow status between bits 3 and 4 in an 8-bit arithmetic opera-

This flag is utilized for correction of results of packed BCD addition or subtraction by means of DAA command. If carry torrow exists, the flag is set of "1", and if not, it is reset to "0".

Zero flag Z

The zero flag is set or reset depending on whether result of an execution by a instruction is 0 or not. When the contents of me accumulator is 0 in a 8-bit arithmetic or logical operation, the flag is set to "1". Otherwise, it is reset to "0". In case value of the accumulator and that of the memory location specified by register pair HL are equal to each other, the zero flag is set to "1" in search instructions.

in bit test instruction, the complement of a specified bit is placed in this zero flag.

input/output instruction (INI, IND, OUTI and OUTD), when the number obtained by subtracting 1 from byte counter $\frac{1}{2}$ is 0 (B - 1 = 0), the zero flag is set, otherwise it is reset. Also, in IN r, (C) instruction, this flag is set when input data is 0.

Sign flag S

The sign flag storeing the state of the most significant bit (bit 7) of the accumulator is employed in arithmetic operations. For operations with signs, binary two's complement notation is used, when the bit 7 is "0", it is considered as positive, and when "1", negative.

Both positive and negative numbers are given in 7 bits (0 \sim 127 or $-1 \sim -128$).


in reading data by input instruction (IN r, (C)), positiveness and negativeness of the data are set to the sign flag with "0" and "1", respectively.

Symbols concerning flags used in the Z80 instruction set

- Affected according to results.
- No change
- 0 : To be reset
- 1 : To be set
- X : To be destroyed
- V : To be set when overflowing, otherwise to be reset.
- P : To be set when parity is odd, otherwise to be reset.

Architecture of internal registers

The Z80 CPU internal registers are composed of 208-bit read/write memories. The architecture is as shown below.



The CPU register architecture consists of general purpose registers and special purpose ones. The former has two sets of registers; main and alternate. The contents of each set are interchangeable by swap instruction. Each of the two sets is composed of an 8-bit accumulator, 8-bit flag register and 6 general-purpose registers (8-bit each). The general purpose registers can be also used as 16-bit registers being paired (BC, DE and HL).

The interrupt vector register I (8 bits) of special purpose register group gives the upper 8 bits of interrupt service routine indirect address when an interrupt occurs, and the lower 8 bits thereof are given from the interrupt device. The memory refresh register R (7 bits) automatically generates an address for memory refresh when using a dynamic RAM as an external memory.

Symbols concer	rning registers used in the Z80 instruction set
r, r'	: Any one of the CPU internal registers A, B, C, D, E, H and L
dd, pp, qq, r	r, ss : Paired CPU internal registers
ii	: Any one of the two index registers IX and IY
R	: Refresh counter
d	: 8-bit displacement used when locating memory with index registers.
dd	: 16-bit memory location
e	: Complement of 2 (-126 to 129) with signs in relative address mode
n	: 8-bit data (0 to 255)
nn	: 16-bit memory location (0 to 65535)

8-bit load group

Mnemonic	Operation	-			ags	10.0		Operation code	No. of	No. of M	No. of T	Comments
	Contraction of the second second	C	Z	P/V	S	N	H	76 543 210	bytes	cycles	states	
LD r, r'	r←r'	•	•	•	•	•	•	01 r r'	1	1	4	r, r' Register
LD r,n	r←n	•	•	•	•	•	•	00 r 110	2	2	7	000 B
								\leftarrow n \rightarrow				001 C
LD r,(HL)	r←(HL)		•	•	•	•	•	01 r 110	1	2	7	010 D
LD $r, (IX+d)$	$r \leftarrow (IX + d)$						•	11 011 101	3	5	19	011 E
LD 1,(1X + u)	I (III + U)							01 r 110			10	100 H
								\leftarrow d \rightarrow				101 L
LD $r, (IY+d)$	$r \leftarrow (IY + d)$						•	11 111 101	3	5	19	111 A
LD 1,(11 + U)	i (ii · u)							01 r 110			10	
								\leftarrow d \rightarrow				
LD (HL), r	(HL)←r		•		•		•	01 110 r	1	2	7	
							•					
LD $(IX+d), r$	$(IX+d) \leftarrow r$	•						11 011 101 01 110 r	3	5	19	•
								$\leftarrow d \rightarrow$		1		
									9	E	10	
LD $(IY+d), r$	(IY+d)←r							11 111 101 01 110 r	3	5	19	
			-					$\leftarrow d \rightarrow$		11		n 90
			•					00 110 110	2	3	10	
LD (HL), n	(HL)←n							$\leftarrow n \rightarrow$	2	3	10	
										-	10	
LD $(IX+d), n$	$(IX+d) \leftarrow n$	•	•	•			•	11 011 101 00 110 110	4	5	19	
						1		\leftarrow d \rightarrow				
						1		$\leftarrow n \rightarrow$	Υ.,			
LD $(IY+d)$, n	(IY+d)←n			•				11 111 101	4	5	19	
	(11+4) 1							00 110 110	T		10	
			1					\leftarrow d \rightarrow				
								← n →				
LD A, (BC)	A←(BC)		•	•	•	•	•	00 001 010	1	2	7	
LD A, (DE)	A←(DE)				•			00 011 010	1	2	7	
									3		13	
LD A,(nn)	A←(nn)							$\begin{array}{cccc} 00 & 111 & 010 \\ \leftarrow & n & \rightarrow \end{array}$	0	4	15	
								$\leftarrow n \rightarrow$				
	(BC)←A							00 000 010	1	2	7	
LD (BC), A												
LD (DE), A	(DE)←A	•	•	•	•	•		00 010 010	1	2	7	
LD (nn), A	(nn)←A	•	•	•	•	•	•	00 110 010	3	4	13	
				1.				\leftarrow n \rightarrow			1.1	
					.			\leftarrow n \rightarrow				
LD A,I	A←I		\$	IFF2	\$	0	0	11 101 101	2	2	9	IFF2 : Contents of interrup enable flip-flop 2
								01 010 111				
LD A, R	A←R	•	1	IFF2	\$	0	0	11 101 101	2	2	9	•
								01 011 111				
LD I, A	I←A	•	•	•	•	•	•	11 101 101	2	2	9	
								01 000 111				
LD R, A	R←A	•	•	•	•	•	•	11 101 101	2	2	9	
						1		01 001 111				A A A A A A A A A A A A A A A A A A A

16-bit load group

				(auto)	FI	ags		130	Operation code	No.	No.	No.		
M	nemonic	Operation	C	Z	P/V	S	N	H	76 543 210	of bytes	of M cycles	of T states	Con	nments
LD	dd, nn	dd←nn	•	•	•	•	•	•	00 dd0 001	3	3	10	dd	Register Pair
	•								\leftarrow n \rightarrow				00	BC
									\leftarrow n \rightarrow				01 .	DE
LD	IX, nn	IX←nn	•	•	•	•	•	•	11 011 101	4	4	14	10	HL
									$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				· 11	SP
									$\leftarrow n \rightarrow$					
LD	IY,nn	IY←nn	•		•	•		•	11 111 101	4	4	14		
									00 100 001					
									\leftarrow n \rightarrow					
									← n →					
LD	HL,(nn)	$H \leftarrow (nn+1)$	•	•	•	.0	•	•	00 101 010	3	5	16		
		L←(nn)							$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$					
ID	dd,(nn)	dd _H ←(nn+1)		•					11 101 101	4	6	20		
LD	uu, (IIII)	$dd_{L} \leftarrow (nn)$							01 dd1 011	4	0	20		
									\leftarrow n \rightarrow					
									← n →	•				
LD	IX,(nn)	$IX_{H} \leftarrow (nn+1)$	•	•	9	•	•	•	11 011 101	4	6	20	· · · ·	
		IX _L ←(nn)							00 101 010					
		*							$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$					
LD	IY,(nn)	IY _H ←(nn+1)	•	•				•	11 111 101	4	6	20		
DD	11,(111)	$IY_{L} \leftarrow (nn)$							00 101 010			20		
									← n →	ġ				
									\leftarrow n \rightarrow					
LD	(nn), HL	(nn+1)←H	•	۰	•	•		•	00 100 010	3	5	16		
		(nn)←L							$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$					
ID	()]]								$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ 11 & 101 & 101 \end{array}$		6	20		
LD	(nn),dd	(nn+1)←dd _H (nn)←dd _L							01 dd0 011	4	0	20		
									\leftarrow n \rightarrow					
									← n →					
LD	(nn),IX	$(nn+1) \leftarrow IX_H$	•	•	0	•	•	0	11 011 101	4	6	20		
		(nn)←IX _L							00 100 010					
									$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$					
ID	(nn),IY	$(nn+1) \leftarrow IY_H$			6	0	0		11 111 101	4	6	20		
LD	(IIII),11	$(nn) \leftarrow IY_L$							00 100 010	4	0	20		
									\leftarrow n \rightarrow					
									\leftarrow n \rightarrow					
LD	SP,HL	SP←HL	•	•	•	•	۲	•	11 111 001	1	1	6		
LD	SP,IX	SP←IX	•	•	0	•	•	•	11 011 101	2	2	10		
									11 111 001	÷.				
LD	SP,IY	SP←IY	۲	•	۲	0	•	•	11 111 101	2	2	10		
									11 111 001					

Manageria	Onemation	1.4.7	1.00	FI	ags	194	1	Operation code	No.	No.	No.	Com	
Mnemonic	Operation	С	Z	P/V	S	N	H	76 543 210	of bytes	of M cycles	of T states	Con	iments
PUSH qq	$(SP-2) \leftarrow qq_L$	•	•	•	•	•	•	11 qq0 101	1	3	11	qq	Register Pair
	(SP−1)←qq _H											00	BC
PUSH IX	$(SP-2) \leftarrow IX_L$	•	•	•	•	•	•	11 011 101 11 100 101	2	4	15	01	DE
	$(SP-1) \leftarrow IX_H$											10	HL
PUSH IY	$(SP-2) \leftarrow IY_L$ $(SP-1) \leftarrow IY_H$	9	•	•	•	•	0	11 111 101 11 100 101	2	4	15	11	AF
POP qq	$\begin{array}{c} qq_{H} \leftarrow (SP+1) \\ qq_{L} \leftarrow (SP) \end{array}$	•	•	•	•	•	۰	11 qq0 001	1	3	10		
POP IX	$\begin{array}{c} IX_{H} \leftarrow (SP+1) \\ IX_{L} \leftarrow (SP) \end{array}$	•	•	•	•	•	•	11 011 101 11 100 001	2	4	14		
POP IY	$IY_{H} \leftarrow (SP+1)$ $IY_{L} \leftarrow (SP)$	•	•	0	•	۰	•	11 111 101 11 100 001	2	4	14		

Exchange group, block transfer and search group

Mnemonic	Operation	С	7		ags S	NT.	TT	Operation code	No. of	No. of M	No. of T	Comments
			Z	P/V	5	N	H	76 543 210		cycles	states	
EX DE, HL	DE↔ HL	•	•	•	٠		•	11 101 011	1	1	4	
EX AF, AF'	$AF \leftrightarrow AF'$	•	•	•	•		•	00 001 000	1	1	4	
EXX	$\begin{pmatrix} BC \\ DE \\ HL \end{pmatrix} \leftrightarrow \begin{pmatrix} BC' \\ DE' \\ HL' \end{pmatrix}$	•	•	•		•	•	11 011 001	1	1	4	Exchanges the contents of pair of registers and those o a pair of alternate registers.
EX (SP), HL	H↔(SP+1) L↔(SP)	0	•	•	•	•	•	11 100 011	1	5	19	
EX (SP),IX	$\begin{array}{l} \mathrm{IX}_{\mathrm{H}} \leftrightarrow (\mathrm{SP} + 1) \\ \mathrm{IX}_{\mathrm{L}} \leftrightarrow (\mathrm{SP}) \end{array}$	•	•	•	•	•	٠	11 011 101 11 100 011	2	6	23	
EX (SP),IY	$IY_{H} \leftrightarrow (SP+1)$ $IY_{L} \leftrightarrow (SP)$	•	•	•	•	•	0	11 111 101 11 100 011	2	6	23	
LDI	(DE)←(HL) DE←DE+1 HL←HL+1 BC←BC-1	•	•	\$	•	0	0	11 101 101 10 100 000	2	4	16	
LDIR	$(DE) \leftarrow (HL)$ $DE \leftarrow DE+1$ $HL \leftarrow HL+1$ $BC \leftarrow BC-1$ Repeat until BC=0	•	•	0	•	0	0	11 101 101 10 110 000	2 2	5 4	21 16	When $\mathrm{BC}\!=\!0$ When $\mathrm{BC}\!=\!0$
LDD	(DE)←(HL) DE←DE-1 HL←HL-1 BC←BC-1	•	•	\$	•	0	0	11 101 101 10 101 000	2	4	16	
LDDR	$(DE) \leftarrow (HL)$ $DE \leftarrow DE-1$ $HL \leftarrow HL-1$ $BC \leftarrow BC-1$ Repeat until BC=0		2	0		0	0	11 101 101 10 111 000	2 2	54	21 16	When $BC \neq 0$ When $BC = 0$
СРІ	A−(HL) HL←HL+1 BC←BC−1	•	\$	\$	\$	1	\$	11 101 101 10 100 001	2	4	16	

(Note) () denotes that when BC - 1 = 0, the P/V flag is 0, and in other cases, it is 1. (2) denotes that when A = (HL), the Z flag is 1, and in other cases, it is 0.

			in the second	FI	ags			Ope	ratio	n code	No.	No.	No.	
Mnemonic	Operation	C	Z	P/V	S	N	H	76	543	3 210	of bytes	of M cycles	of T states	Comments
			2	1										
CPIR	A-(HL)	•	\$	\$	\$	1	1	11	101	101	2	5	21	When $BC \neq 0$ and $A \neq (HL)$
	HL←HL+1			1		1		10	110	001	2	4	16	When $BC=0$ or $A = (HL)$
	BC←BC−1													
	Repeat until												1.00	
	A=(HL) or											1.1		
	BC=0													
			2	1										
CPD	A-(HL)	•	1 \$	\$	\$	1	\$	11	101	101	2	4	16	
	HL←HL-1							10	101	001				
	BC←BC−1													
			2	1										
CPDR	A-(HL)		\$	\$	\$	1	\$	11	101	101	2	5	21	When $\mathrm{BC}{\equiv}0$ and $\mathrm{A}{\equiv}(\mathrm{HL})$
	HL←HL-1							10	111	001	2	4	16	When $BC=0$ or $A=(HL)$
<pre></pre>	BC←BC−1						~				-			
	Repeat until	Ī												
	A=(HL) or													
	BC=0													

(Note)

(1) denotes that when BC - 1 = 0, the P/V flag is 0, and in other cases, it is 1. (2) denotes that when A = (HL), the Z flag is 1, and in other cases, it is 0.

Correction flag and CPU control group

Proving the Back		1933		FI	ags		論り	Operation code	No.	No.	No.	Commente
Mnemonic	Operation	C	Z	P/V	S	N	H	76 543 210	of bytes	of M cycles	of T states	Comments
DAA	Converts Acc. content into packed BCD following add or subtract with packed BCD operands.	\$	\$	P	\$	•	\$	00 100 111	1	1	4	Decimal ajust accumutator.
CPL	A←Ā	•	•	•	•	1	1	00 101 111	1	1	4	
NEG	A←Ā+1	\$	\$	v	\$	1	\$	11 101 101	2	2	8	
								01 000 100	S18. 5			
CCF	CY←CY	\$	•	•	•	0	X	00 111 111	1.	1	4	Complement carry flag
SCF	CY←1	1	•	•	•	0	0	00 110 111	1	1	4	Set carry flag.
NOP	Nothing is executed, but PC←PC+1	•	•	•	•	•	•	00 000 000	1	1	4	
HALT	CPU halted	•	•	•	•	•	•	01 110 110	1	1	4	
DI	IFF←0	•	•	•	•	•	•	11 110 011	1	1	4	
EI	IFF←1	•	•		•	•	•	11 111 011	1	1	4	
IM 0	Set interrupt mode	•	•		•	•	•	11 101 101 01 000 110	2	2	8	
IM 1	Set interrupt mode	•	•	•	•	•	•	11 101 101 01 010 110	2	2	8	
IM 2	Set interrupt mode	•	•	•	•	•	•	11 101 101 01 011 110	2	2	8	

8-bit arithmetic and logic group

Mnemonic	Operation	-		_	ags	- 11	100	Operation code	No. of	No. of M	No. of T	Comm	ents
Innemotio	operation	C	Z	P/V	S	N	H	76 543 210	bytes	cycles	states		
ADD A, r	$\mathbf{A} \leftarrow \mathbf{A} + \mathbf{r}$	1	\$	V	\$	0	\$	10 000 r	1	1	4	r	Register
ADD A, n	$A \leftarrow A + n$	\$	\$	V	\$	0	\$	11 000 110	2	2	7	000	В
			1					\leftarrow n \rightarrow				001	С
ADD A,(HL)	$A \leftarrow A + (HL)$	1	1	v	\$	0	\$	10 000 110	1	2	7	010	D
ADD A, (IX+d)	$A \leftarrow A + (IX + d)$	\$	\$	v	\$	0	\$	11 011 101	3	5	19	011	E
								10 000 110				100	Н
								$\leftarrow d \rightarrow$			1.00	101	L
ADD A, $(IY+d)$	$A \leftarrow A + (IY + d)$	1	\$	v	1	0	\$	11 111 101	3	5	19	111	A
								10 000 110					
			-					$\leftarrow d \rightarrow$					
ADC A,s	A←A+s+CY	1	\$	v	1 ‡	0	\$	001				s indicates any or	ne of r, n,
SUB s	A←A-s	1	\$	v	\$	1	\$	010				(HL), (IX+d) and like ADD instruct	
SBC A,s	A←A-s-CY	1	\$	v	1	1	\$	011				Set framed bits in	place of
ND S A	A←A∧s	0	\$	P	\$	0	1	100			$\gamma = \gamma$	000 of ADD ins	truction.
OR s	A←A∨s	0	\$	P	1	0	0	110					
XOR s	A←A∀s	0	\$	P	\$	0	0	101					
CP s	A - s	\$	\$	v	\$	1	\$	111					
INC r	r←r+1	•	\$	V	\$	0	\$	00 r 100	1	1	4		
INC (HL)	(HL)←(HL)+1	•	\$	V	\$	0	\$	00 110 100	1	3	11		
INC (IX+d)	(IX+d)←	•	\$	v	\$	0	\$	11 011 101	3	6	23		
	(IX + d) + 1							00 110 100				5 a 4	
								\leftarrow d \rightarrow					
INC (IY+d)	$(IY+d) \leftarrow$	•	\$	v	\$	0	\$	11 111 101	3	6	23		
7 66 145 854	(IY + d) + 1							00 110 100	1.1		- 1		
								$\leftarrow d \rightarrow$	- 18 - 10 - 1			1	
DEC m	m←m−1	•	\$	v	\$	1	\$	101				m indicates any c (IX+D) and (IY+ instruction.	
\												Operation code is INC instruction of 100 to 101.	hanged from

16-bit arithmetic operation group

A PARAMA	0			FI	ags	(Help	Sec.	Operation code	No.	No.	No.	0	na nin a ny
Mnemonic	Operation	C	Z	P/V	S	N	H	76 543 210	of bytes	of M cycles	of T states	Com	nments
ADD HL,ss	HL←HL+ss	\$	•	•	•	0	X	00 ss1 001	1	3	11	SS	Register
ADC HL,ss	HL←HL+ss+CY	\$	‡	v	‡	0	X	11 101 101	2	4	15	00	BC
								01 ss1 010				01	DE
SBC HL,ss	HL←HL-ss-CY	\$	1 ‡	v	\$	1	X	11 101 101	2	4	15	10	HL
525 112,55								01 ss0 010				11	SP
ADD IX, pp	IX ←IX + pp	\$	•	•		0	x	11 011 101	2	4	15	рр	Register
								00 pp1 001				00	BC
												01	DE
							•				1. 1. 1. N	10	IX
												11	SP
ADD IY, rr	IY ←IY + rr	\$	•	•	•	0	x	11 111 101	2	4	15	rr	Register
							1	00 rr1 001				00	BC
				1.								01	DE
			1									10	IY
									-			11	SP
INC ss	ss←ss+1		•	•	•	•	•	00 ss0 011	· 1	1	6		
INC IX	IX←IX+1	•		•	•	•	•	11 011 101	2	2	10		
			1					00 100 011					
INC IY	IY ←IY + I							11 111 101	2	2	10		
								00 100 011	-				
DEC ss	ss←ss−1	•	•	•	•	•	•	00 ss1 011	1	1	6		
DEC IX	IX←IX−1				•			11 011 101	2	2	10		
2.20 11								00 101 011				· · · · ·	
DEC IV								11 111 101	2	2	10		
DEC IY	IY ←IY −1							00 101 011	2	2	10		
								00 101 011					

Rotate and shift group

	0		5.85	FI	ags	-		Operation code	No.	No.	No.	
Mnemonic	Operation	C	Z	P/V	S	N	H	76 543 210	of bytes	of M cycles	of T states	Comments
RLC A		\$	•	•	0	0	0	00 000 111	1	1	4	Rotate the contents of accumulator to the left,
RL A		\$	0	•	•	0	0	00 010 111	1	1	4	
RRC A	$ \begin{array}{c} A \\ \hline 7 \rightarrow 0 \\ \hline C \end{array} $	\$	•	0	0	0	0	00 001 111	1	1	4	Rotate the contents of accumulator to the right.
RR A	$ \boxed{\begin{array}{c} A \\ \hline 7 \rightarrow 0 \\ \hline \end{array} } \boxed{\begin{array}{c} C \\ Y \\ \end{array} } $	\$	•	•	•	0	0	00 011 111	1	1	4	
RLC r		\$	\$	Р	\$	0	0	11 001 011 00 000 r	2	2	8	Rotate the contents of resister r to the left.
RLC (HL)		\$	\$	Р	\$	0	0	11 001 011 00 000 110	2	4	15	r Register
RLC (IX+d)		\$	\$	Р	\$	0	0	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	4	6	23	001 C 010 D 011 E
		\$	\$	Р	\$	0	0	00 000 110			00	100 H 101 L
RLC (IY+d))	+	+	r	+	U	U	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	4	6	23	111 A
RL s		\$	\$	Р	\$	0	0	010				r, (HL), (IX+d) or (IY+d) is employed as operand s.
RRC s	$7 \rightarrow 0$ CY	\$	\$	Р	\$	0	0	001				
RR s	$ \begin{array}{c} \hline 7 \rightarrow 0 \hline S \end{array} $	\$	\$	Р	\$	0	0	011				
SLA s	<u>CY</u> <u>-7</u> <u>-0</u> -0 S	\$	\$	Р	\$	0	0	100				
SRA s	7 → 0 - C Y s	\$	\$	Р	\$	0	0	101				
SRL s	$\begin{array}{c} 0 - 7 \rightarrow 0 - C \\ S \end{array}$	\$	· \$	Р	\$	0	0	111				ξ.
RLD		•	\$	Р	\$	0	0	11 101 101 01 101 111	2	5	18	
RRD	A 7 43 0 7 43 0 (HL)	•	\$	Р	\$	0	0	11 101 101 01 100 111	2	5.	18	

Bit set, reset and test group

Manageria	Orentian			FI	ags	a total	些	Operation code	No.	No. of M	No.	Com	monto
Mnemonic	Operation	C	Z	P/V	S	N	H	76 543 210	of bytes		of T states	Com	ments
BIT b,r	Z←r _b	•	\$	X	X	0	1	11 001 011	2	2	8	r	Register
		•						01 b r				000	В
BIT b,(HL)	Z←(HL) _b		\$	X	X	0	1	11 001 011	2	3	12	001	C
								01 b 110				010	D
BIT $b,(IX+d)$	$Z \leftarrow \overline{(IX+d)}_{b}$		\$	x	x	0	1	11 011 101	4	5	20	011	E
D11 0,(1X + u)	$u = (ix + u)_b$			1				11 001 001	-		20	100	H
	1		1					\leftarrow d \rightarrow				101	L
		~				. 8		01 b 110				111	Α
BIT $b,(IY+d)$	$Z \leftarrow \overline{(IY+d)}_{h}$		\$	x	x	0	1	11 111 101	4	5	20	b	Bit tester
,(11 · u)			1					11 001 011					
								$\leftarrow d \rightarrow$				000	0
								01 b 110				001	1
SET b,r	\$ ←1							11 001 011	2	2	8	010 011	23
SEI D, r	r _b ←1								4	4	0	100	4
			1 ×					11 b r				100	5
SET b,(HL)	(HL) _b ←1	•	•	•	•	•	•	11 001 011	2	4	15	101	6
								11 b 110				110	7
SET b,(IX+d)	$(IX+d)_b \leftarrow 1$			•	•	•	•	11 011 101	4	6	23		1
								11 001 011					
								$\leftarrow d \rightarrow$					
								11 b 110					
SET $b,(IY+d)$	$(IY+d)_b \leftarrow 1$			0	9	•		11 111 101	4	6	23		
								11 001 011					
	2							\leftarrow d \rightarrow					
	**.*							11 b 110				1	
RES b,s	s _b ←0							10				Reset bit b of a	operand s.
,	$s \equiv r, (HL),$												
	(IX + d),										· · ·		
	(IY+d)										1		
	(,												

Jump group

Mnemonic	Operation	-			ags	1	1	Operation code	No. of	No. of M	No. of T	Comments	
		C	Z	P/V	S	N	H	76 543 210	bytes	cycles	states		
JP nn	PC←nn	•	•	. •	•	•	•	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	3	3	10		
JP cc,nn	If condition cc is true,	•	•	•	•	•	•	11 cc 010	3	3	10	cc Conditio	'n
	PC←nn If condition cc is false, then next							$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$				000 NZ non ze 001 Z zero	210
JR e	command PC←PC+e	9	•	•	•	•	•	$\begin{array}{ccc} 00 & 011 & 000 \\ \leftarrow e^{-2} & \rightarrow \end{array}$	2	3	12	010 NC non ea 011 C carry	arry
JR C,e	If $C=0$, then next command	•	•	•	•	0	•	$\begin{array}{cccc} 00 & 111 & 000 \\ \leftarrow e^{-2} & \rightarrow \end{array}$	2	2	7	100 PO parity 101 PE parity	
	If $C=1$, PC \leftarrow PC+e		-					$\leftarrow e^{-2} \rightarrow$	2	3	12	110 P sign pos 111 M sign neg	itive
JR NC, e	If C=1, then next command.	•	•	•	•	•	•	$\begin{array}{cccc} 00 & 110 & 000 \\ \leftarrow e^{-2} & \rightarrow \end{array}$	2	2	7		
	lf C=0, PC←PC+e								2	3	12		
JR Z, e	If $Z = 0$, then next command	•	•	•	•	0	•	$\begin{array}{rrrr} 00 & 101 & 000 \\ \leftarrow e^{-2} & \rightarrow \end{array}$	2	2	7		
	lf Z=1, PC←PC+e								2	3	12		
JR NZ, e	If $Z=1$, then next command	•	•	•	•	•	•	$\begin{array}{rrrr} 00 & 100 & 000 \\ \leftarrow e-2 & \rightarrow \end{array}$	2	2	7		
	If Z=0, PC←PC+e								2	3	12		
JP (HL)	PC←HL	•	•	•	•	•	•	11 101 001	1	1	4		
JP (IX)	PC←IX	•	•	•	•	•	•	11 011 101 11 101 001	2	2	8		
JP (IY)	PC←IY	•	•	•	•	•	•	11 111 101 11 101 001	2	2	8		
JNZ, eD	$B \leftarrow B - 1$ If $B = 0$, then next command	•	•	•	•	•	•	$\begin{array}{c} 00 & 010 & 000 \\ \leftarrow e^{-2} & \rightarrow \end{array}$	2	2	8	If B=0	
	If B≠0, PC←PC+e								2	3	13	If $B \neq 0$	

(Note) The range in which displacement e is allowable is -126 to +129. A binary number equivalent to e - 2 must be placed in operation code.

Call and return group

Mnemonic	Operation		dfalk	-	ags		朝建	Operation code	No. of	No. of M	No. of T	Com	ments
Internome	Operation	C	Z	P/V	S	N	H	76 543 210	bytes	cycles	states	Com	
CALL nn	(SP−1)←PC _H	•	•	•	•	•	•	11 001 101	3	5	17		
	(SP-2)←PC _L	n. *						← n →			1.1		
	PC←nn							← n →		28.0			
CALL cc, nn	If condition cc is true, same as CALL nn. If it is false, then next	•	•	•	•	•	•	$\begin{array}{ccc} 11 & cc & 100 \\ \leftarrow & n & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$	3	3	10	If condition cc	
	command.							n	0		11	in condition ce	is true,
RET	$PC_{L} \leftarrow (SP)$	•	•	•	•	•	•	11 001 001	1	3	10		
	$PC_{H} \leftarrow (SP+1)$										1		
RET cc	If condition cc is			•	•	•	•	11 cc 000	1	1	5	If condition cc	is false,
	true, same as RET. If it is false, then						•		1	3	11	If condition cc	is true,
	next command.											cc	Condition
RETI	Return from	•				•	•	11 101 101	2	4	14	000	NZ non zero
	interrupt.							01 001 101				001	Z zero
DDDD	D. C. NMT							11 101 101	2	4	14	.010	NC non carr
RETN	Return from NMI (Non Maskable							01 000 101	4	*	14	011	C carry
	Interrupt).				2			01 000 101				100	PO parity od
RST p	(SP−1)←PC _H	•	•	•	•	•	•	11 t 111	1	3	11	101	PE parity ev
	(SP-2)←PCL											110	P sign positiv
	PC _H ←0	- 2							-			111	M sign negat
	PCL←P			1					~		5.1		
				2				· · · ·					
												t	P
											20	000	00 H
												000	08H
									5 - X.S.			010	10 H
												010	18H
												100	20 H
												100	20 H
												110	30 H
												110	38 H
													0011

Input and output group

Mnemonic	Operation	100		1	ags	-	-	Operation code	No. of	No. of M	No. of T	Comments
michionic	operation	C	Z	P/V	S	N	H	76 543 210		cycles	states	Comments
IN A,(n)	A←(n)	•	0	•	•	•	•	11 011 011 ← n →	2	3	10	n to $A_0 \sim A_7$ Acc to $A_8 \sim A_{15}$
IN r,(C)	$r \leftarrow (C)$ If $r = 110$, only the flag is affected.	•	\$ 1	Р	\$	0	0	11 101 101 01 r 000	2	3	11	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
INI	$(HL) \leftarrow (C)$ B \leftarrow B - 1 HL \leftarrow HL + 1	•	\$	x	X	1	x	11 101 101 10 100 010	2	4	15	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
INIR	(HL) \leftarrow (C) B \leftarrow B-1 HL \leftarrow HL +1 Repeat until B=0.	•	1	X	X	1	X	11 101 101 10 110 010	2 2	$ \begin{bmatrix} 5\\ If\\ B \neq 0 \end{bmatrix} $ $ \begin{pmatrix} If\\ B = 0 \end{bmatrix} $	20 15	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
IND	$(HL) \leftarrow (C)$ B \leftarrow B - 1 HL \leftarrow HL - 1	•	\$	x	X	1	X	11 101 101 10 101 010	2	4	15	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
INDR	$(HL) \leftarrow (C)$ $B \leftarrow B - 1$ $HL \leftarrow HL - 1$ Repeat until B=0.	•	1	X	X	1	X	11 101 101 10 111 010	2 2	$ \begin{array}{c} 5 \\ \begin{pmatrix} If \\ B \neq 0 \end{pmatrix} \\ 4 \\ \begin{pmatrix} If \\ B = 0 \end{pmatrix} \end{array} $	20 15	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
OUT (n), A	(n)←A	•	•	•	•	•	•	11 010 011	2	3	11	n to $A_0 \sim A_7$ Acc to $A_8 \sim A_{15}$
OUT (C), r	(C)←r	•	•	•	•	•	•	11 101 101 01 r 001	2	3	12	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
OUTI	$(C) \leftarrow (HL)$ B \leftarrow B - 1 HL \leftarrow HL + 1	•	\$	x	X	1	X	11 101 101 10 100 011	2	4	15	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
OTIR	(C) \leftarrow (HL) B \leftarrow B-1 HL \leftarrow HL+1 Repeat until B=0.	•	1	x	х	1	х	11 101 101 10 110 011	2 2	$ \begin{array}{c} 5 \\ \left(\begin{smallmatrix} If \\ B \neq 0 \end{smallmatrix} \right) \\ 4 \\ \left(\begin{smallmatrix} If \\ B = 0 \end{smallmatrix} \right) \end{array} $	20 15	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
OUTD	$(C) \leftarrow (HL)$ B \leftarrow B-1 HL \leftarrow HL-1	•	\$	X	X	1	X	11 101 101 `10 101 011	2	4	15	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$
OTDR	(C) \leftarrow (HL) B \leftarrow B-1 HL \leftarrow HL-1 Repeat until B=0.	•	1	x	Х	1	X	11 101 101 10 111 011	2 2	$5 \\ \begin{pmatrix} \text{If} \\ B \neq 0 \end{pmatrix} \\ 4 \\ \begin{pmatrix} \text{If} \\ B = 0 \end{pmatrix}$	20 15	C to $A_0 \sim A_7$ B to $A_8 \sim A_{15}$

•

(Note) (1) indicates that if B - 1 = 0, the Z flag is set and in other cases, it is reset.

Statement: Machine Language Comparison Table (alphabetical order)

Hexadecimal notation	Statement	Hexadecimal notation	Statement
8 E	ADC A, (HL)	A6	AND (HL)
DD8E <u>05</u>	ADC A, $(IX+d)$	DDA6 <u>05</u>	AND $(IX+d)$
FD8E <u>05</u>	ADC A, $(IY+d)$	FDA6 <u>05</u>	AND $(IY+d)$
8F	ADC A, A	A7	AND A
88	ADC A, B	AO	AND B
89	ADC A, C	A1	AND C
8A	ADC A, D	A2	AND D
8B	ADC A, E	A3 ·	AND E
8C	ADC A, H	· A4	AND H
8D	ADC A, L	A5	AND L
CE <i>20</i>	ADC A, n	E6 <u>20</u>	AND n
ED4A	ADC HL, BC		
ED5A	ADC HL, DE	CB46	BIT 0, (HL)
ED6A	ADC HL, HL	DDCB <u>05</u> 46	BIT 0, (IX+d)
ED7A	ADC HL, SP	FDCB <u>054</u> 6	BIT $0, (IY+d)$
		CB47	BIT 0, A
86	ADD A, (HL)	CB40	BIT 0, B
DD86 <u>05</u>	ADD A, $(IX+d)$	CB41	BIT 0, C
FD86 <i>05</i>	ADD A, $(IY+d)$	CB42	BIT 0, D
87	ADD A, A	CB43	BIT 0, E
80	ADD A, B	CB44	BIT 0, H
81	ADD A, C	CB45	BIT 0, L
82	ADD A, D	CB4E	BIT 1, (HL)
83	ADD A, E	DDCB <u>05</u> 4E	BIT 1, $(IX+d)$
84	ADD A, H	FDCB054E	BIT 1, $(IY+d)$
85	ADD A, L	CB4F	BIT 1, A
C620	ADD A, n	CB48	BIT 1, B
09	ADD HL, BC	CB49	BIT 1, C
19	ADD HL, DE	CB4A	BIT 1, D
29	ADD HL, HL	CB4B	BIT 1, E
39	ADD HL, SP	CB4C	BIT 1, H
DD09	ADD IX, BC	CB4D	BIT 1, L
DD19	ADD IX, DE	CB56	BIT 2, (HL)
DD29	ADD IX, IX	DDCB <u>05</u> 56	BIT 2, (IX+d)
DD39	ADD IX, SP	FDCB 05 56	BIT 2, $(IY+d)$
FD09	ADD IY, BC	CB57	BIT 2, A
FD19	ADD IY, DE	CB50	BIT 2, B
FD29	ADD IY, IY	CB51	BIT 2, C
FD39	ADD IY, SP	CB52	BIT 2, D
		CB53	BIT 2, E

Hexadecimal notation	Statement		Hexadecimal notation	Statement
CB54	BIT 2, H		CB74	BIT 6, H
CB55	BIT 2, L		CB75	BIT 6, L
CB5E	BIT 3, (HL)		CB7E	BIT 7, (HL)
DDCB <u>05</u> 5E	BIT 3, (IX+d)		DDCB <u>05</u> 7E	BIT 7, $(IX + d)$
FDCB <u>05</u> 5E	BIT $3, (IY+d)$		FDCB <i>05</i> 7E	BIT 7, $(IY+d)$
CB5F	BIT 3, A	1.1	CB7F	BIT 7, A
CB58	BIT 3, B		CB78	BIT 7, B
CB59	BIT 3, C	1.00	CB79	BIT 7, C
CB5A	BIT 3, D		CB7A	BIT 7, D
CB5B	BIT 3, E		CB7B	BIT 7, E
CB5C	BIT 3, H		CB7C	BIT 7, H
CB5D	BIT 3, L		CB7D	BIT 7,L
CB66	BIT 4, (HL)			
DDCB0566	BIT 4, (IX+d)		DC <u>8405</u>	CALL C, nn
FDCB <u>05</u> 66	BIT 4, $(IY+d)$		FC <u>8405</u>	CALL M, nn
CB67	BIT 4, A		D4 <u>8405</u>	CALL NC, nn
CB60	BIT 4, B	· · · ·	CD <u>8405</u>	CALL nn
CB61	BIT 4,C		C4 <u>8405</u>	CALL NZ, nn
CB62	BIT 4, D	· .	F4 <u>8405</u>	CALL P,nn
CB63	BIT 4, E		EC8405	CALL PE, nn
CB64	BIT 4, H		E48405	CALL PO,nn
CB65	BIT 4, L		CC <u>8405</u>	CALL Z,nn
CB6E	BIT 5, (HL)			
DDCB056E	BIT 5, (IX+d)		3F	CCF
FDCB056E	BIT 5, $(IY+d)$			
CB6F	BIT 5, A		BE	CP (HL)
CB68	BIT 5, B		DDBE <i>05</i>	CP (IX+d)
CB69	BIT 5, C		FDBE <u>05</u>	CP (IY+d)
CB6A	BIT 5, D		BF	CP A
CB6B	BIT 5, E		B 8	СР В
CB6C	BIT 5, H		B9	CP C
CB6D	BIT 5, L		BA	CP D
CB76	BIT 6, (HL)		BB	CP E
DDCB <u>05</u> 76	BIT 6, (IX+d)		BC	СР Н
FDCB <u>05</u> 76	BIT $6, (IY+d)$		BD	CP L
CB77	BIT 6, A	a a ann	FE <u>20</u>	CP n
CB70	BIT 6, B			
CB71	BIT 6, C		EDA9	CPD
CB72	BIT 6, D		EDB9	CPDR
CB73	BIT 6, E		EDA1	CPI

-

EDB1	CPIR
2F	CPL .
27	DAA
35	DEC (HL)
DD3505	DEC $(IX+d)$
FD35 <u>05</u>	DEC $(IY+d)$
3D	DEC A
05	DEC B
0B	DEC BC
0D	DEC C
15	DEC D
1B	DEC DE
1D	DEC E
25	DEC H
2B	DEC HL
DD2B	DEC IX
FD2B	DEC IY
2D	DEC L
3B	DEC SP
F3	DI
10 <u>2E</u>	DJNZ e
FB	EI
E3	EX (SP), HL
DDE3	EX (SP), IX
FDE3	EX (SP), IY
08	EX AF, AF'
EB	EX DE, HL
D9	EXX
76	HALT
ED46	IM 0
ED56	IM 1

xadecimal notation	Statement
ED5E	IM 2
ED78	IN A,(C)
DB <u>20</u>	IN A, (n)
ED40	IN B,(C)
ED48	IN C, (C)
ED50	IN D,(C)
ED58	IN E,(C)
ED60	IN H,(C)
ED68	IN L,(C)
34	INC (HL)
DD3405	INC (IX+d)
FD3405	INC (IY+d)
3C	INC A
04	INC B
03 .	INC BC
0C	INC C
14	INC D
13	INC DE
1C	INC E
24	INC H
23	INC HL
DD23	INC IX
FD23	INC IY
2C	INC L
33	INC SP
EDAA	IND
EDBA	INDR
EDA2	INI
EDB2	INIR
E9	JP (HL)
DDE9	JP (IX)
FDE9	JP (IY)
DA <u>8405</u>	JP C,nn
FA <u>8405</u>	JP M,nn
D2 <u>8405</u>	JP NC, nn
C38405	JP nn

lexadecimal notation	Statement
C2 <u>8405</u>	JP NZ, nn
F2 <u>8405</u>	JP P,nn
EA <u>8405</u>	JP PE, nn
E2 <u>8405</u>	JP PO,nn
CA <u>8405</u>	JP Z,nn
38 <i>2E</i>	JR C, e
18 <u>2E</u>	JR e
30 <u>2E</u>	JR NC, e
20 <u>2E</u>	JR NZ, e
28.2E	JR Z, e
02	LD (BC), A
12	LD (DE), A
77	LD (HL), A
70	LD (HL), B
71	LD (HL), C
72	LD (HL), D
73	LD (HL), E
74	LD (HL), H
75	LD (HL), L
36 <u>20</u>	LD (HL), n
DD77 <i>05</i>	LD $(IX+d), A$
DD70 <u>05</u>	LD $(IX+d)$, B
DD71 <u>05</u>	LD $(IX+d), C$
DD72 <u>05</u>	LD $(IX+d), D$
DD73 <u>05</u>	LD $(IX+d), E$
DD74 <u>05</u>	LD $(IX+d), H$
DD75 <u>05</u>	LD $(IX+d), L$
DD36 <u>0520</u>	LD $(IX+d), n$
FD77 <u>05</u>	LD $(IY+d), A$
FD70 <u>05</u>	LD $(IY+d), B$
FD71 <u>05</u>	LD $(IY+d), C$
FD72 <u>05</u>	LD $(IY + d), D$
FD73 <u>05</u>	LD $(IY+d), E$
FD74 <u>05</u>	LD $(IY+d), H$
FD7505	LD (IY+d), L
FD36 <u>0520</u>	LD (IY+d), n
328405	LD (nn), A
ED438405	LD (nn), BC

Hexadecimal notation	Statement
ED53 <u>8405</u>	LD (nn), DE
22 <u>8405</u>	LD (nn), HL
DD22 <u>8405</u>	LD (nn),IX
FD22 <u>8405</u>	LD (nn),IY
ED73 <u>8405</u>	LD (nn),SP
0A	LD A, (BC)
1A	LD A, (DE)
7E	LD A, (HL)
DD7E <u>05</u>	LD A, $(IX+d)$
FD7E05	LD A, $(IY+d)$
3A <u>8405</u>	LD A,(nn)
7F	LD A, A
78	LD A, B
79	LD A, C
7A	LD A, D
7B	LD A, E
7C	LD A,H
ED57	LD A,I
7D	LD A,L
3E <u>20</u>	LD A, n
46	LD B,(HL)
DD46 <u>05</u>	LD B, $(IX+d)$
FD46 <u>05</u>	LD B, $(IY+d)$
47	LD B,A
40	LD B,B
41	LD B,C
42	LD B,D
43	LD B,E
44	LD B,H
45	LD B,L
06 <u>20</u>	LD B,n
ED4B <u>8405</u>	LD BC, (nn)
01 <u>8405</u>	LD BC, nn
4E	LD C, (HL)
DD4E <u>05</u>	LD C, $(IX+d)$
FD4E <u>05</u>	LD C, $(IY+d)$
4F	LD C, A
48	LD C, B
49	LD C,C
4A	LD C, D

Hexadecimal notation	Statement	Hexadecimal notation	Statement
4B	LD C, E	21 <u>8405</u>	LD HL,nn
4C .	LD C, H	ED47	LD I, A
4D	LD C,L	DD2A <u>8405</u>	LD IX,(nn)
0E20	LD C, n	DD21 <u>8405</u>	LD IX,nn
56	LD D, (HL)	FD2A <u>8405</u>	LD IY,(nn)
DD56 <u>05</u>	LD D, $(IX + d)$	FD21 <u>8405</u>	LD IY,nn
FD5605	LD D, $(IY + d)$	6 E	LD L,(HL)
57	LD D, A	DD6E <u>05</u>	LD L, $(IX + d)$
50	LD D,B	FD6E05	LD L, $(IY+d)$
51	LD D,C	6 F	LD L,A
52	LD D,D	68	LD L,B
53	LD D,E	69	LD L,C
54	LD D,H	6A	LD L,D
55	LD D,L	6B	LD L,E
1620	LD D, n	6C	LD L,H
ED5B8405	LD DE,(nn)	6D .	LD L,L
118405	LD DE, nn	2E20	LD L,n
5E	LD E, (HL)	ED7B <u>8405</u>	LD SP,(nn)
DD5E05	LD E, $(IX+d)$	F9	LD SP, HL
FD5E05	LD E, $(IY+d)$	DDF9	LD SP, IX
5F	LD E, A	FDF9	LD SP, IY
58	LD E, B	318405	LD SP,nn
59	LD E,C		
5A	LD E, D	EDA8	LDD
5B	LD E, E	EDB8	LDDR
5C	LD E, H	EDA0	LDI
5D	LD E, L	EDB0	LDIR
1E <i>20</i>	LD E, n		
66	LD H, (HL)	ED44	NEG
DD6605	LD H, $(IX + d)$		
FD6605	LD H, $(IY+d)$	00	NOP
67	LD H, A		
60	LD H, B	B6	OR (HL)
61	LD H,C	DDB6 <i>05</i>	OR $(IX+d)$
62	LD H, D	FDB6 <u>05</u>	OR $(IY+d)$
63	LD H, E	B7	OR A
64	LD H, H	B0	OR B
65	LD H, L	B1	OR C
2620	LD H, n	B2	OR D
2A8405	LD HL,(nn)	B3	OR E

xadecimal notation	Statement
B4	OR H
B5	OR L
F6 <u>20</u>	OR n
EDBB	OTDR
EDB3	OTIR
ED79	OUT (C), A
ED41	OUT (C), B
ED49	OUT (C), C
ED51	OUT (C), D
ED59	OUT (C), E
ED61	OUT (C), H
ED69	OUT (C), L
D3 <u>20</u>	OUT (n), A
EDAB	OUTD
EDA3	OUTI
F1	POP AF
C1	POP BC
D1	POP DE
E1	POP HL
DDE1	POP IX
FDE1	POP IY
F5	PUSH AF
C5	PUSH BC
D5	PUSH DE
E5	PUSH HL
DDE5	PUSH IX
FDE5	PUSH IY
CB86	RES 0,(HL)
DDCB <u>05</u> 86	RES 0, (IX+d)
FDCB0586	RES 0, (IY+d)
CB87	RES 0, A
CB80	RES 0, B
CB81	RES 0,C
CB82	RES 0, D
CB83	RES 0, E
CB84	RES 0, H

CBS5 RES 0,L CBS5 RES 1,(HL) DDCB <u>05</u> SE RES 1,(IX+d) FDCB <u>05</u> SE RES 1,(IX+d) FDCB <u>05</u> SE RES 1,A CBSF RES 1,A CBS9 RES 1,C CBS8 RES 1,D CBSB RES 1,L CBSD RES 2,(IX+d) CBS0 RES 2,(IX+d) CB96 RES 2,(IY+d) CB97 RES 2,A CB90 RES 2,I CB91 RES 2,I CB92 RES 2,IL CB93 RES 3,IL CB94 RES 2,IL CB95 RES 3,(IX+d) FDCE <u>05</u> 9E RES 3,(IX+d) FDCE <u>05</u> 9E RES 3,(IX+d) FDCE <u>05</u> 9E RES 3,IC CB95 RES 3,IC CB96 RES	Hexadecimal notation		Statement
CB8ERES $1, (11 + d)$ DDCB <u>05</u> 8ERES $1, (1Y + d)$ FDCB058ERES $1, (1Y + d)$ CB8FRES $1, A$ CB88RES $1, B$ CB89RES $1, C$ CB84RES $1, D$ CB85RES $1, C$ CB80RES $1, L$ CB80RES $1, L$ CB80RES $2, (11, -)$ DDCB <u>05</u> 96RES $2, (11 + d)$ FDCB0596RES $2, (1Y + d)$ CB97RES $2, A$ CB90RES $2, B$ CB91RES $2, L$ CB92RES $2, L$ CB93RES $2, L$ CB94RES $2, L$ CB95RES $3, (1Y + d)$ FDCB <u>05</u> 9ERES $3, (1Y + d)$ CB95RES $3, C$ CB98RES $3, B$ CB99RES $3, C$ CB98RES $3, L$ CB90RES $3, L$ CB91RES $3, L$ CB92RES $3, L$ CB93RES $3, L$ CB94RES $3, L$ CB95RES $3, L$ CB96RES $3, L$ CB97RES $3, L$ CB98RES $4, (1L)$ DDCB <u>05</u> A6RES $4, (1Y + d)$ CB47RES $4, C$ CB40RES $4, C$ CBA1RES $4, C$ CBA2RES $4, E$		RES	
DDCB $\underline{05}$ SERES1, (IX + d)FDCB $\underline{05}$ SERES1, (IY + d)CBSFRES1, ACBS8RES1, BCB89RES1, CCB84RES1, DCB85RES1, ECB80RES1, ECB80RES1, LCB96RES2, (IL)DDCB $\underline{05}$ 96RES2, (IX + d)FDCB $\underline{05}$ 96RES2, (IY + d)CB97RES2, ACB90RES2, ECB91RES2, LCB92RES2, LCB93RES2, LCB94RES2, ILCB95RES3, (IX + d)FDCB $\underline{05}$ 9ERES3, (IX + d)FDCB $\underline{05}$ 9ERES3, CCB98RES3, DCB98RES3, DCB99RES3, LCB90RES3, LCB91RES3, LCB95RES3, LCB96RES3, DCB97RES3, LCB98RES3, LCB99RES3, LCB90RES3, LCB91RES4, (IX + d)FDCB $\underline{05}$ A6RES4, (IX + d)FDCB $\underline{05}$ A6RES4, (IX + d)FDCB $\underline{05}$ A6RES4, (IX + d)CBA1RES4, CCBA2RES4, DCBA3RES4, E			
FDCB $\underline{0558E}$ RES1, (IY + d)CB8FRES1, ACB8FRES1, BCB88RES1, DCB89RES1, LCB80RES1, LCB80RES2, (IL)DDCB $\underline{05}$ 96RES2, (IX + d)FDCB $\underline{05}$ 96RES2, (IY + d)CB97RES2, ACB90RES2, ECB91RES2, LCB92RES2, LCB93RES2, LCB94RES2, IL)DDCB $\underline{05}$ 9ERES3, (IX + d)FDCB05RES3, ICB98RES3, DCB98RES3, LCB90RES3, LCB90RES3, LCB91RES3, LCB92RES3, LCB93RES3, LCB94RES3, LCB95RES3, LCB96RES3, LCB97RES4, (IX + d)FDCB05A6RESRES4, BCB41RES4, CCBA2RES4, DCBA3RES4, E			
CBSFRES1, ACB88RES1, BCB89RES1, CCB84RES1, LCB85RES1, LCB80RES2, (HL)DDCB $\underline{05}$ 96RES2, (IX + d)FDCB $\underline{05}$ 96RES2, (IY + d)CB97RES2, ACB90RES2, BCB91RES2, LCB92RES2, LCB95RES2, ILCB95RES3, (IX + d)FDCB $\underline{05}$ 9ERES3, (IX + d)CB95RES3, (IX + d)CB96RES3, SCB97RES3, (IX + d)CB98RES3, CCB99RES3, CCB98RES3, DCB99RES3, LCB90RES3, LCB90RES3, LCB91RES3, LCB92RES3, LCB95RES3, LCB96RES3, LCB97RES3, LCB98RES3, LCB90RES3, LCB91RES4, (IX + d)FDCB $\underline{05}$ A6RES4, (IY + d)CBA1RES4, CCBA2RES4, DCBA3RES4, E			
CB88 RES 1, B CB89 RES 1, C CB8A RES 1, D CB8B RES 1, E CB8C RES 1, L CB8D RES 1, L CB96 RES 2, (HL) DDCB <u>05</u> 96 RES 2, (IX + d) FDCB <u>05</u> 96 RES 2, Z CB97 RES 2, A CB90 RES 2, Z CB91 RES 2, C CB92 RES 2, L CB93 RES 2, L CB94 RES 3, (HL) DDCB <u>05</u> 9E RES 3, (IX + d) FDCB <u>05</u> 9E RES 3, (IX + d) FDCB <u>05</u> 9E RES 3, S CB98 RES 3, S CB99 RES 3, L CB98 RES 3, L CB98 RES 3, L CB99 RES 3, L CB90 RES 3, L CB91 RES 4, (IX + d) FDCB <u>05</u> A6 RES 4, (IX + d) FDCB <u>05</u> A6 RES 4, L CBA1 RES 4, C CBA2 RES 4, D		h la	
CB89RES1, CCB8ARES1, DCB8BRES1, ECB8CRES1, HCB8DRES1, LCB96RES2, (HL)DDCB $\underline{05}$ 96RES2, (IX + d)FDCB $\underline{05}$ 96RES2, (IY + d)CB97RES2, ACB90RES2, DCB91RES2, CCB92RES2, DCB93RES2, LCB94RES2, LCB95RES3, (IX + d)FDCB $\underline{05}$ 9ERES3, (IX + d)FDCB $\underline{05}$ 9ERES3, (IX + d)FDCB $\underline{05}$ 9ERES3, CCB98RES3, BCB99RES3, CCB98RES3, LCB90RES3, LCB91RES3, LCB92RES3, LCB93RES3, LCB94RES3, LCB95RES3, LCB96RES3, LCB97RES3, LCB98RES3, LCB90RES3, LCB91RES4, (IX + d)FDCB <u>05</u> A6RES4, (IY + d)CB41RES4, CCBA2RES4, DCBA3RES4, E			
CB8ARES1, DCB8BRES1, ECB8CRES1, HCB8DRES1, LCB96RES2, (HL)DDCB <u>05</u> 96RES2, (IX + d)FDCB <u>05</u> 96RES2, (IY + d)CB97RES2, ACB90RES2, BCB91RES2, CCB92RES2, DCB93RES2, ECB94RES2, HCB95RES3, (IX + d)FDCB <u>05</u> 9ERES3, (IX + d)FDCB <u>05</u> 9ERES3, (IY + d)CB9FRES3, CCB98RES3, ECB99RES3, CCB98RES3, ECB90RES3, LCB90RES3, LCB90RES4, (IX + d)FDCB <u>05</u> A6RES4, (IX + d)FDCB <u>05</u> A6RES4, (IX + d)FDCB <u>05</u> A6RES4, CCBA1RES4, DCBA3RES4, E			
CB8BRES1, ECB8CRES1, HCB8DRES1, LCB96RES2, (HL)DDCB $\underline{05}$ 96RES2, (IX + d)FDCB $\underline{05}$ 96RES2, (IY + d)CB97RES2, ACB90RES2, BCB91RES2, CCB92RES2, DCB93RES2, ECB94RES2, LCB95RES3, (IX + d)FDCB $\underline{05}$ 9ERES3, (IX + d)FDCB $\underline{05}$ 9ERES3, (IX + d)FDCB $\underline{05}$ 9ERES3, CCB98RES3, BCB99RES3, CCB98RES3, ECB99RES3, LCB9BRES3, LCB9DRES3, LCB46RES4, (IX + d)FDCB $\underline{05}$ A6RES4, (IX + d)FDCB $\underline{05}$ A6RES4, ACBA0RES4, DCBA1RES4, DCBA3RES4, E	CB8A		
CB8CRES1, HCB8DRES1, LCB96RES2, (IX + d) $DDCB 05 96$ RES2, (IX + d) $FDCB 05 96$ RES2, (IY + d)CB97RES2, ACB90RES2, BCB91RES2, CCB92RES2, DCB93RES2, ECB94RES2, HCB95RES3, (IX + d)FDCB 05 9ERES3, (IX + d)FDCB 05 9ERES3, (IY + d)CB98RES3, BCB99RES3, CCB98RES3, ECB90RES3, LCB91RES3, LCB92RES3, LCB94RES3, LCB95RES3, LCB96RES3, LCB97RES3, LCB98RES3, LCB90RES3, LCB91RES4, (HL)DDCB 05 A6RES4, (IX + d)FDCB 05 A6RES4, (IX + d)FDCB 05 A6RES4, ACBA1RES4, ACBA1RES4, DCBA3RES4, E	CB8B		
CB96RES 2, (HL)DDCB 05 96RES 2, (IX+d)FDCB 05 96RES 2, (IX+d)FDCB 05 96RES 2, (IY+d)CB97RES 2, ACB90RES 2, BCB91RES 2, CCB92RES 2, DCB93RES 2, ECB94RES 2, HCB95RES 3, (IX+d)FDCB 05 9ERES 3, (IX+d)FDCB 05 9ERES 3, (IX+d)FDCB 05 9ERES 3, CCB98RES 3, BCB99RES 3, CCB98RES 3, ECB90RES 3, LCB90RES 3, LCB90RES 3, LCB91RES 3, LCB92RES 4, (IX+d)FDCB 05 A6RES 4, (IX+d)CB46RES 4, (IX+d)FDCB 05 A6RES 4, ACBA0RES 4, BCBA1RES 4, CCBA3RES 4, E	CB8C	RES	1, H
DDCB 05 96RES 2, (IX + d)FDCB 05 96RES 2, (IY + d)CB97RES 2, ACB90RES 2, BCB91RES 2, CCB92RES 2, DCB93RES 2, ECB94RES 2, HCB95RES 2, LCB96RES 3, (HL)DDCB 05 9ERES 3, (IX + d)FDCB 05 9ERES 3, (IX + d)FDCB 05 9ERES 3, (IY + d)CB9FRES 3, ACB98RES 3, ACB99RES 3, CCB9ARES 3, DCB9DRES 3, LCB9DRES 3, LCB46RES 4, (IX + d)FDCB 05 A6RES 4, ACBA0RES 4, BCBA1RES 4, CCBA2RES 4, DCBA3RES 4, E	CB8D		
FDCB $\underline{05}$ 96RES2, (IY + d)CB97RES2, ACB90RES2, BCB91RES2, CCB92RES2, DCB93RES2, ECB94RES2, HCB95RES2, LCB96RES3, (HL)DDCB $\underline{05}$ 9ERES3, (IX + d)FDCB $\underline{05}$ 9ERES3, (IX + d)FDCB $\underline{05}$ 9ERES3, (IX + d)FDCB $\underline{05}$ 9ERES3, CCB98RES3, BCB99RES3, CCB98RES3, ECB90RES3, LCB91RES3, LCB46RES4, (IX + d)FDCB $\underline{05}$ A6RES4, (IY + d)CB47RES4, ACBA0RES4, BCBA1RES4, E	CB96	RES	2, (HL)
CB97 RES 2, A CB90 RES 2, B CB91 RES 2, C CB92 RES 2, D CB93 RES 2, E CB94 RES 2, H CB95 RES 2, L CB96 RES 3, (HL) DDCB <u>05</u> 9E RES 3, (IX + d) FDCB <u>05</u> 9E RES 3, (IX + d) FDCB <u>05</u> 9E RES 3, A CB98 RES 3, A CB98 RES 3, A CB98 RES 3, A CB99 RES 3, C CB98 RES 3, C CB98 RES 3, A CB98 RES 3, D CB98 RES 3, E CB90 RES 3, E CB91 RES 3, E CB92 RES 3, L CB46 RES 4, (HL) DDCB <u>05</u> A6 RES 4, (IX + d) FDCB <u>05</u> A6 RES 4, (IX + d) FDCB <u>05</u> A6 RES 4, A CBA0 RES 4, B CBA1 RES 4, C CBA3 RES 4, E	DDCB <u>05</u> 96	RES	2, (IX+d)
CB90RES 2, BCB91RES 2, CCB92RES 2, CCB93RES 2, DCB93RES 2, ECB94RES 2, HCB95RES 2, LCB9ERES 3, (HL)DDCB $\underline{05}$ 9ERES 3, (IX + d)FDCB $\underline{05}$ 9ERES 3, (IX + d)FDCB $\underline{05}$ 9ERES 3, ACB9FRES 3, BCB98RES 3, BCB99RES 3, CCB98RES 3, DCB98RES 3, ECB90RES 3, LCB90RES 3, LCB46RES 4, (HL)DDCB $\underline{05}$ A6RES 4, (IX + d)FDCB $\underline{05}$ A6RES 4, (IX + d)FDCB $\underline{05}$ A6RES 4, (IX + d)RCB41RES 4, CCBA3RES 4, E	FDCB0596	RES	2, (IY+d)
CB91 RES 2, C CB92 RES 2, D CB93 RES 2, E CB94 RES 2, H CB95 RES 2, L CB9E RES 3, (HL) DDCB <u>05</u> 9E RES 3, (IX + d) FDCB <u>05</u> 9E RES 3, (IX + d) FDCB <u>05</u> 9E RES 3, A CB9F RES 3, A CB98 RES 3, B CB99 RES 3, C CB98 RES 3, D CB98 RES 3, E CB90 RES 3, L CB91 RES 3, L CB92 RES 4, (IX + d) FDCB <u>05</u> A6 RES 4, (IX + d) FDCB <u>05</u> A6 RES 4, A CBA1 RES 4, C CBA2 RES 4, E	CB97	RES	2, A
CB92RES $2, D$ CB93RES $2, E$ CB94RES $2, H$ CB95RES $2, L$ CB9ERES $3, (HL)$ DDCB $059E$ RES $3, (IX+d)$ FDCB $059E$ RES $3, (IY+d)$ CB9FRES $3, IY+d$ CB98RES $3, B$ CB99RES $3, C$ CB98RES $3, D$ CB98RES $3, D$ CB98RES $3, L$ CB90RES $3, L$ CB91RES $3, L$ CB92RES $4, (IX+d)$ DDCB $05 A6$ RESRES $4, (IX+d)$ FDCB $05 A6$ RESRES $4, RES$ CBA1RES $4, C$ CBA2RES $4, E$	CB90	RES	2, B
CB93RES 2, ECB94RES 2, HCB95RES 2, LCB9ERES 3, (HL)DDCB <u>059ERES 3, (IX + d)FDCB<u>059E</u>RES 3, (IY + d)CB9FRES 3, ACB98RES 3, BCB99RES 3, CCB98RES 3, DCB98RES 3, ECB90RES 3, LCB90RES 3, LCB90RES 4, (HL)DDCB<u>05</u>A6RES 4, (IX + d)FDCB<u>05</u>A6RES 4, (IX + d)FDCB<u>05</u>A6RES 4, ACBA1RES 4, CCBA3RES 4, E</u>	CB91	RES	2, C
CB94RES 2, HCB95RES 2, LCB9ERES 3, (IL)DDCB059ERES 3, (IX+d)FDCB059ERES 3, (IY+d)CB9FRES 3, ACB98RES 3, BCB99RES 3, CCB9ARES 3, CCB9BRES 3, ECB9CRES 3, HCB46RES 4, (IX+d)FDCB05A6RES 4, (IX+d)FDCB05A6RES 4, (IX+d)FDCB05A6RES 4, ACBA1RES 4, CCBA3RES 4, E	CB92	RES	2, D
CB95RES 2, LCB9ERES 3, (HL)DDCB059ERES 3, (IX + d)FDCB059ERES 3, (IX + d)CB9FRES 3, ACB98RES 3, BCB99RES 3, CCB9ARES 3, CCB9BRES 3, ECB9CRES 3, HCB9DRÈS 3, LCB46RES 4, (HL)DDCB05A6RES 4, (IX + d)FDCB05A6RES 4, (IY + d)CBA7RES 4, ACBA1RES 4, CCBA2RES 4, DCBA3RES 4, E	CB93	RES	2, E
CB9ERES3, (HL)DDCB059ERES3, (IX+d)FDCB059ERES3, (IY+d)CB9FRES3, ACB98RES3, BCB99RES3, CCB9ARES3, CCB9BRES3, ECB9CRES3, HCB9DRÈS3, LCB46RES4, (HL)DDCB05A6RES4, (IX+d)FDCB05A6RES4, (IX+d)CBA7RES4, ACBA0RES4, BCBA1RES4, CCBA3RES4, E	CB94	RES	2, H
DDCB <u>059E</u> RES 3,(IX+d) FDCB <u>059E</u> RES 3,(IY+d) CB9F RES 3,A CB98 RES 3,B CB99 RES 3,C CB9A RES 3,D CB9B RES 3,E CB9C RES 3,L CB46 RES 4,(HL) DDCB <u>05</u> A6 RES 4,(IX+d) FDCB <u>05</u> A6 RES 4,(IY+d) CBA7 RES 4,A CBA1 RES 4,C CBA3 RES 4,E	CB95	RES	2, L
FDCB <u>05</u> 9E RES 3, (IY+d) CB9F RES 3, A CB98 RES 3, B CB99 RES 3, C CB9A RES 3, C CB9B RES 3, D CB9B RES 3, E CB9C RES 3, H CB9D RES 3, L CB46 RES 4, (HL) DDCB <u>05</u> A6 RES 4, (IX+d) FDCB <u>05</u> A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B CBA1 RES 4, C CBA3 RES 4, E	CB9E	RES	3, (HL)
CB9F RES 3, A CB98 RES 3, B CB99 RES 3, C CB9A RES 3, C CB9B RES 3, D CB9B RES 3, E CB9C RES 3, H CB9D RÈS 3, L CB46 RES 4, (HL) DDCB <u>05</u> A6 RES 4, (IX + d) FDCB <u>05</u> A6 RES 4, (IY + d) CBA7 RES 4, A CBA0 RES 4, C CBA1 RES 4, C CBA3 RES 4, E	DDCB <u>05</u> 9E	RES	3, (IX+d)
CB98 RES 3, B CB99 RES 3, C CB9A RES 3, D CB9B RES 3, E CB9C RES 3, H CB9D RES 3, L CB46 RES 4, (HL) DDCB <u>05</u> A6 RES 4, (IX+d) FDCB <u>05</u> A6 RES 4, A CBA7 RES 4, A CBA0 RES 4, B CBA1 RES 4, C CBA3 RES 4, E	FDCB <u>05</u> 9E	RES	3, (IY+d)
CB99 RES 3, C CB9A RES 3, D CB9B RES 3, E CB9C RES 3, H CB9D RES 3, L CB46 RES 4, (HL) DDCB <u>05</u> A6 RES 4, (IX+d) FDCB <u>05</u> A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B CBA1 RES 4, C CBA3 RES 4, E	CB9F	RES	3, A
CB9A RES 3, D CB9B RES 3, E CB9C RES 3, H CB9D RÈS 3, L CB46 RES 4, (HL) DDCB <u>05</u> A6 RES 4, (IX+d) FDCB <u>05</u> A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B CBA1 RES 4, C CBA3 RES 4, E	CB98	RES	3, B
CB9B RES 3, E CB9C RES 3, H CB9D RÈS 3, L CBA6 RES 4, (HL) DDCB <u>05</u> A6 RES 4, (IX+d) FDCB <u>05</u> A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B CBA1 RES 4, C CBA3 RES 4, E	CB99	RES	3, C
CB9C RES 3, H CB9D RÉS 3, L CBA6 RES 4, (HL) DDCB <u>05</u> A6 RES 4, (IX + d) FDCB <u>05</u> A6 RES 4, (IY + d) CBA7 RES 4, A CBA0 RES 4, B CBA1 RES 4, C CBA2 RES 4, E	CB9A	RES	3, D
CB9D RÈS 3, L CBA6 RES 4, (HL) DDCB <u>05</u> A6 RES 4, (IX+d) FDCB <u>05</u> A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B CBA1 RES 4, C CBA2 RES 4, E	CB9B	RES	3, E
CBA6 RES 4, (HL) DDCB <u>05</u> A6 RES 4, (IX+d) FDCB <u>05</u> A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B CBA1 RES 4, C CBA2 RES 4, D CBA3 RES 4, E	CB9C	RES	3, H
DDCB <u>05</u> A6 RES 4, (IX+d) FDCB <u>05</u> A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B CBA1 RES 4, C CBA2 RES 4, D CBA3 RES 4, E	CB9D	RÈS	3, L
FDCB <u>05</u> A6 RES 4, (IY+d) CBA7 RES 4, A CBA0 RES 4, B CBA1 RES 4, C CBA2 RES 4, D CBA3 RES 4, E	CBA6	RES	4, (HL)
CBA7RES 4, ACBA0RES 4, BCBA1RES 4, CCBA2RES 4, DCBA3RES 4, E	DDCB <u>05</u> A6	RES	4, (IX+d)
CBA0RES 4,BCBA1RES 4,CCBA2RES 4,DCBA3RES 4,E	FDCB <u>05</u> A6	RES	4, (IY+d)
CBA1RES 4, CCBA2RES 4, DCBA3RES 4, E	CBA7	RES	4, A
CBA2RES 4, DCBA3RES 4, E	CBA0	RES	4, B
CBA3 RES 4, E	CBA1	RES	4, C
	CBA2	RES	4, D
CBA4 RES 4, H	CBA3	RES	4, E
	CBA4	RES	4, H

Hexadecimal notation	Statement]	Hexadecimal notation	Statement
CBA5	RES 4, L]	C8	RET Z
CBAE	RES 5, (HL)		ED4D	RETI
DDCB05AE	RES $5, (IX+d)$		ED45	RETN
FDCB05AE	RES 5, $(IY+d)$			
CBAF	RES 5, A		CB16	RL (HL)
CBA8	RES 5, B		DDCB <u>05</u> 16	RL (IX+d)
CBA9	RES 5, C		FDCB0516	RL (IY+d)
CBAA	RES 5, D		CB17 ·	RL A
CBAB	RES 5, E		CB10	RL B
CBAC	RES 5, H		CB11	RL C
CBAD	RES 5, L		CB12	RL D
CBB6	RES 6, (HL)		CB13	RL E
DDCB <u>05</u> B6	RES $6, (IX+d)$		CB14	RL H
FDCB05B6	RES $6, (IY+d)$		CB15	RL L
CBB7	RES 6, A		17	RLA
CBB0	RES 6, B		СВ06 .	RLC (HL)
CBB1	RES 6,C		DDCB0506	RLC $(IX+d)$
CBB2	RES 6, D		FDCB0506	RLC $(IY+d)$
CBB3	RES 6, E		CB07	RLC A
CBB4	RES 6, H		CB00	RLC B
CBB5	RES 6, L		CB01	RLC C
CBBE	RES 7, (HL)		CB02	RLC D
DDCB05BE	RES 7, $(IX + d)$		CB03	RLC E
FDCB05BE	RES 7, $(IY + d)$		CB04	RLC H
CBBF	RES 7, A	. 8	CB05	RLC L
CBB8	RES 7, B	2010 12010	07	RLCA
CBB9	RES 7,C			
CBBA	RES 7, D		ED6F	RLD
CBBB	RES 7, E			
CBBC	RES 7, H		CB1E	RR (HL)
CBBD	RES 7, L		DDCB051E	RR (IX+d)
CDDD			FDCB051E	RR (IY+d)
C9	RET		CB1F	RR A
D8	RET C		CB18	RR B
F8	RET M		CB19	RR C
D0	RET NC		CB1A	RR D
C0	RET NZ		CB1B	RR E
F0	RET P		CB1C	RR H
E8	RET PE		CB1D	RR L
E0	RET PO		1F	RRA

CB0E	RRC (HL)
DDCB <u>05</u> 0E	$\begin{array}{c} RRC (IX+d) \\ RRC (IX+d) \end{array}$
FDCB <u>05</u> 0E	RRC (IY+d)
CB0F	RRC A
CB08	RRC B
CB09	RRC C
CB0A	RRC D
CB0B	RRC E
CB0C	RRC H
CB0D	RRC L
0 F	RRCA
ED67	RRD
C7	RST 0
D7	RST 10H
DF	RST 18H
E7	RST 20H
EF	RST 28H
F7	RST 30H
FF	RST 38H
CF	RST 8
9E	SBC A,(HL)
DD9E05	SBC A, $(IX+d)$
FD9E <u>05</u>	SBC A, $(IY+d)$
9F	SBC A, A
98	SBC A,B
99	SBC A,C
9A	SBC A,D
9B	SBC A, E
9C	SBC A,H
9D	SBC A,L
DE <u>20</u>	SBC A, n
ED42	SBC HL, BC
ED52	SBC HL, DE
ED62	SBC HL, HL
ED72	SBC HL,SP
37	SCF

Hexadecimal notation	Statement
CBC6	SET 0,(HL)
DDCB <u>05</u> C6	SET 0, (IX+d)
FDCB <u>05</u> C6	SET $0, (IY+d)$
CBC7	SET 0, A
CBC0	SET 0, B
CBC1	SET 0,C
CBC2	SET 0, D
CBC3	SET 0, E
CBC4	SET 0,H
CBC5	SET 0, L
CBCE	SET 1,(HL)
DDCB <u>05</u> CE	SET 1, $(IX + d)$
FDCB <u>05</u> CE	SET 1, (IY+d)
CBCF	SET 1, A
CBC8	SET 1, B
CBC9	SET 1,C
CBCA	SET 1, D
CBCB	SET 1, E
CBCC	SET 1,H
CBCD	SET 1, L
CBD6	SET 2,(HL)
DDCB <u>05</u> D6	SET 2, $(IX + d)$
FDCB <u><i>05</i></u> D6	SET 2, $(IY+d)$
CBD7	SET 2, A
CBD0	SET 2, B
CBD1	SET 2,C
CBD2	SET 2, D
CBD3	SET 2, E
CBD4	SET 2, H
CBD5	SET 2, L
CBD8	SET 3, B
CBDE	SET 3,(HL)
DDCB <u>05</u> DE	SET $3, (IX+d)$
FDCB <u>05</u> DE	SET $3, (IY+d)$
CBDF	SET 3, A
CBD9	SET 3,C
CBDA	SET 3, D
CBDB	SET 3, E
CBDC	SET 3,H
CBDD	SET 3, L

Hexadecimal notation	Statement		Hexadecimal notation	Statement
CBE6	SET 4, (HL)		CB26	SLA (HL)
DDCB <u>05</u> E6	SET 4, (IX+d)		DDCB <i>05</i> 26	SLA (IX+d)
FDCB05E6	SET 4, $(IY+d)$	· · · ·	FDCB0526	SLA (IY+d)
CBE7	SET 4, À		CB27	SLA A
CBE0	SET 4, B		CB20	SLA B
CBE1	SET 4, C		CB21	SLA C
CBE2	SET 4, D		CB22	SLA D
CBE3	SET 4, E		CB23 ·	SLA E
CBE4	SET 4, H		CB24	SLA H
CBE5	SET 4, L		CB25	SLA L
CBEE	SET 5, (HL)			
DDCB05EE	SET 5, $(IX+d)$		CB2E	SRA (HL)
FDCB05EE	SET 5, $(IY+d)$		DDCB <u>05</u> 2E	SRA $(IX+d)$
CBEF	SET 5, A		FDCB <u>05</u> 2E	SRA $(IY+d)$
CBE8	SET 5, B		CB2F	SRA A
CBE9	SET 5, C		CB28	SRA B
CBEA	SET 5, D		CB29	SRA C
CBEB	SET 5, E		CB2A	SRA D
CBEC	SET 5, H		CB2B	SRA E
CBED	SET 5, L	1. S.	CB2C	SRA H
CBF6	SET 6, (HL)		CB2D	SRA L
DDCB <u>05</u> F6	SET 6, (IX+d)			
FDCB05F6	SET 6, (IY+d)		CB3E	SRL (HL)
CBF7	SET 6, A		DDCB <u>05</u> 3E	SRL $(IX+d)$
CBF0	SET 6, B		FDCB053E	SRL (IY+d)
CBF1	SET 6, C		CB3F	SRL A
CBF2	SET 6, D		CB38	SRL B
CBF3	SET 6, E		CB39	SRL C
CBF4	SET 6, H		CB3A	SRL D
CBF5	SET 6, L		CB3B	SRL E
CBFE	SET 7, (HL)		CB3C	SRL H
DDCB05FE	SET 7, (IX+d)		CB3D	SRL L
FDCB05FE	SET 7, (IY+d)			
CBFF	SET 7, A		96	SUB (HL)
CBF8	SET 7, B		DD96 <i>05</i>	SUB (IX+d)
CBF9	SET 7, C		FD9605	SUB (IY+d)
CBFA	SET 7, D		97	SUB A
CBFB	SET 7, E		90	SUB B
CBFC	SET 7, H	· · ·	91	SUB C
CBFD	SET 7, L		92	SUB D

.

Hexadecimal notation	Statement	
93	SUB E	
94	SUB H	
95	SUB L	
D6 <u>20</u>	SUB n	
AE	XOR (HL)	
DDAE <u>05</u>	XOR $(IX+d)$	
FDAE05	XOR $(IY+d)$	
AF	XOR A	
A8	XOR B	
A9	XOR C	
AA	XOR D	
AB	XOR E	
AC	XOR H	
AD	XOR L	
EE20	XOR n	

Example

As for symbols nn, n, d, and e, the following are exemplified; nn = 584H, n = 20H, d = 5, e = 30H. In hexadecimal notation column, the codes equivalent to these numbers are represented in italics and underlined.

			mal order)
Hexadecimal notation	Statement	Hexadecimal notation	Statement
00 .	NOP	26 <u>20</u>	LD H, n
01 <u>8405</u>	LD BC, nn	27	DAA
02	LD (BC), A	28 <u>2E</u>	JR Z, e
03	INC BC	29	ADD HL, HL
04	INC B	2A <u>8405</u>	LD HL,(nn)
05	DEC B	2B .	DEC HL
0620	LD B, n	2C	INC L
07	RLCA	2D	DEC L
08	EX AF, AF'	2E <u>20</u>	LD L,n
09	ADD HL, BC	2F	CPL
0A	LD A, (BC)		
0B	DEC BC	30 <u>2E</u>	JR NC, e
0C	INC C	31 <u>8405</u>	LD SP,nn
0D	DEC C	32 <u>8405</u> .	LD (nn), A
0E20	LD C, n	33	INC SP
0F	RRCA	34'	INC (HL)
		- 35	DEC (HL)
10 <i>2E</i>	DJNZ e	36 <i>20</i>	LD (HL), n
118405	LD DE, nn	37	SCF
12	LD (DE), A	38 <u>2E</u>	JR C, e
13	INC DE	39	ADD HL,SP
14	INC D	3A <u>8405</u>	LD A,(nn)
15	DEC D	3B	DEC SP
1620	LD D, n	3C	INC A
17	RLA	3D	DEC A
18 <i>2E</i>	JR e	3E <u>20</u>	LD A, n
19	ADD HL, DE	3F	CCF
1A	LD A, (DE)		
1B	DEC DE	40	LD B, B
1C	INC E	41	LD B,C
1D	DEC E	42	LD B, D
1E20	LD E, n	43	LD B, E
1F	RRA	44	LD B, H
		- 45	LD B, L
20 <i>2E</i>	JR NZ, e	46	LD B, (HL)
218405	LD HL,nn	47	LD B, A
228405	LD (nn), HL	48	LD C, B
23	INC HL	49	LD C,C
24	INC H	4A	LD C, D
25	DEC H	4B	LD C,E

÷

exadecimal notation	10.43	Statement
4C	LD	C,H
4D	LD	C,L
4E	LD	C,(HL)
4F	LD	С,А
50	LD	D, B
51	LD	D, C
52	LD	D, D
53	LD	D, E
54	LD	D, H
55	LD	D, L
56	LD	D,(HL)
57	LD	D, A
58	LD	E,B
59	LD	E,C
5A	LD	E, D
5B	LD	E,E
5C	LD	E,H
5D	LD	E,L
5E	LD	E,(HL)
5F	LD	Е, А
60	LD	Н, В
61	LD	H, C
62	LD	H, D
63	LD	H, E
64	LD	Н, Н
65	LD	H, L
66	LD	H, (HL)
67	LD	H, A
68	LD	L,B
69	LD	L,C
6A	LD	L,D
6B	LD	L,E
6C	LD	L,H
6D	LD	L,L
6E	LD	L,(HL)
6F	LD	L,A
70	LD	(HL), B

Hexadecimal notation	Statement
71	LD (HL), C
72	LD (HL), D
73	LD (HL), E
74	LD (HL), H
75	LD (HL), L
76	HALT
77	LD (HL), A
78	LD A, B
79	LD A,C
7A	LD A, D
7B	LD A, E
7C	LD A, H
7D	LD A, L
7E	LD A, (HL)
$7\mathrm{F}$	LD A, A
80	ADD A, B
81	ADD A,C
82	ADD A, D
83	ADD A, E
84	ADD A, H
85	ADD A,L
86	ADD A, (HL)
87	ADD A, A
88	ADC A, B
89	ADC A, C
8A	ADC A,D
8B	ADC A, E
8C	ADC A,H
8D	ADC A, L
8E	ADC A, (HL)
8F	ADC A, A
90	SUB B
91	SUB C
92	SUB D
93	SUB E
94	SUB H
95	SUB L
96	SUB (HL)

Hexadecimal notation	Statement
97	SUB A
98	SBC A, B
99	SBC A,C
9A	SBC A, D
9B	SBC A, E
9C	SBC A, H
9D	SBC A, L
9E	SBC A, (HL)
9F	SBC A, A
A0	AND B
A1	AND C
A2	AND D
A3	AND E
A4	AND H
A5	AND L
A6	AND (HL)
A7	AND A
A8	XOR B
A9	XOR C
AA	XOR D
AB	XOR E
AC	XOR H
AD	XOR L
AE	XOR (HL)
AF	XOR A
В0	OR B
B1	OR C
B2	OR D
B3	OR E
B4	OR H
B5	OR L
B6	OR (HL)
B7	OR A
B8	СР В
B9	CP C
BA	CP D
BB	CP E
BC	СР Н

lexadecimal notation	Statement
BD	CP L
BE	CP (HL)
BF	CP A
C0	RET NZ
C1	POP BC
C2 <u>8405</u>	JP NZ, nn
C38405	JP nn
C4 <u>8405</u>	CALL NZ, nn
C5	PUSH BC
C6 <u>20</u>	ADD A, n
C7	RST 0
C8	RET Z
С9	RET
CA <u>8405</u>	JP Z,nn
CC <u>.8405</u>	CALL Z, nn
CD <u>8405</u>	CALL nn
CE <u>20</u>	ADC A, n
CF	RST 8
D0	RET NC
D1	POP DE
D2 <u>8405</u>	JP NC, nn
D3 <u>20</u>	OUT (n), A
D4 <u>8405</u>	CALL NC, nn
D5	PUSH DE
D620	SUB n
D7	RST 10H
D8	RET C
D9	EXX
DA <u>8405</u>	JP C, nn
DB <u>20</u>	IN A,(n)
DC 8405	CALL C, nn
DE <u>20</u>	SBC A, n
DF	RST 18H
E0	RET PO
E1	POP HL
E28405	JP PO, nn
E3	EX (SP), HL

è

Hexadecimal notation	Statement	Hexadecimal no
E4 <u>8405</u>	CALL PO, nn	CB0C
E5	PUSH HL	CB0D
E620	AND n	CB0E
E7	RST 20H	CB0F
E8	RET PE	
E9	JP (HL)	CB10
EA.8405	JP PE, nn	CB11
EB	EX DE, HL	CB12
EC8405	CALL PE, nn	CB13
EE20	XOR n	CB14
EF	RST 28H	CB15
		CB16
FO	RET P	CB17
F1	POP AF	CB18
F2 <u>8405</u>	JP P,nn	CB19
F3	DI	CB1A
F48405	CALL P, nn	CB1B
F5	PUSH AF	CB1C
F6 <u>20</u>	OR n	CB1D
F7	RST 30H	CB1E
F8	RET M	CB1F
F9	LD SP, HL	
FA.8405	JP M,nn	CB20
FB	EI	CB21
FC <u>8405</u>	CALL M,nn	CB22
FE20	CP n	CB23
FF	RST 38H	CB24
		CB25
CB00	RLC B	CB26
CB01	RLC C	、 CB27
CB02	RLC D	CB28
CB03	RLC E	CB29
CB04	RLC H	CB2A
CB05	RLC L	CB2B
CB06	RLC (HL)	CB2C
CB07	RLC A	CB2D
CB08	RRC B	CB2E
CB09	RRC C	CB2F
CB0A	RRC D	
CB0B	RRC E	CB38

Hexadecimal notation	Statement
CB0C	RRC H
CB0D	RRC L
CB0E	RRC (HL)
CB0F	RRC A
CB10	RL B
CB11	RL C
CB12	RL D
CB13	RL E
CB14	RL H
CB15	RL L
CB16	RL (HL)
CB17	RL A
CB18	RR B
CB19	RR C
CB1A	RR D
CB1B	RR E
CB1C	RR H
CB1D	RR L
CB1E	RR (HL)
CB1F	RR A
CB20	SLA B
CB21	SLA C
CB22	SLA D
CB23	SLA E
CB24	SLA H
CB25	SLA L
CB26	SLA (HL)
CB27	SLA A
CB28	SRA B
CB29	SRA C
CB2A	SRA D
CB2B	SRA E
CB2C	SRA H
CB2D	SRA L
CB2E	SRA (HL)
CB2F	SRA A
CB38	SRL B

Hexadecimal notation	Statement
CB39	SRL C
CB3A	SRL D
CB3B	SRL E
CB3C	SRL H
CB3D	SRL L
CB3E	SRL (HL)
CB3F	, SRL A
CB40	BIT 0, B
CB41	BIT 0, C
CB42	BIT 0, D
CB43	BIT 0, E
CB44	BIT 0, H
CB45	BIT 0, L
CB46	BIT 0, (HL)
CB47	BIT 0, A
CB48	BIT 1,B
CB49	BIT 1,C
CB4A	BIT 1, D
CB4B	BIT 1, E
CB4C	BIT 1, H
CB4D	BIT 1, L
CB4E	BIT 1, (HL)
CB4F	BIT 1, A
CB50	BIT 2, B
CB51	BIT 2, C
CB52	BIT 2, D
CB53	BIT 2, E
CB54	BIT 2, H
CB55	BIT 2, L
CB56	BIT 2, (HL)
CB57	BIT 2, A
CB58	BIT 3, B
CB59	BIT 3, C
CB5A	BIT 3, D
CB5B	BIT 3, E
CB5C	BIT 3, H
CB5D	BIT 3, L
CB5E	BIT 3, (HL)

exadecimal notation	Statement
CB5F	BIT 3, A
CB60	BIT 4,B
CB61	BIT 4, C
CB62	BIT 4, D
CB63	BIT 4, E
CB64	BIT 4, H
CB65	BIT 4, L
CB66	BIT 4, (HL)
CB67	BIT 4, A
CB68	BIT 5, B
CB69	BIT 5,C
CB6A	BIT 5, D
CB6B	BIT 5, E
CB6C	BIT 5, H
CB6D	BIT 5, L
ÇB6E	BIT 5,(HL)
CB6F	BIT 5, A
CB70	BIT 6, B
CB71	BIT 6, C
CB72	BIT 6, D
CB73	BIT 6, E
CB74	BIT 6, H
CB75	BIT 6, L
CB76	BIT 6, (HL)
CB77	BIT 6, A
CB78	BIT 7, B
CB79	BIT 7, C
CB7A	BIT 7, D
CB7B	BIT 7, E
CB7C	BIT 7, H
CB7D	BIT 7, L
CB7E	BIT 7, (HL)
CB7F	BIT 7, A
CB80	RES 0, B
CB81	RES 0, C
CB82	RES 0, D
CB83	RES 0, E

lexadecimal notation	Statement	Hexadecimal notation	Statement
CB84	RES 0, H	CBAA	RES 5, D
CB85	RES 0, L	CBAB	RES 5, E
CB86	RES 0,(HL)	CBAC	RES 5, H
CB87	RES 0, A	CBAD	RES 5, L
CB88	RES 1, B	CBAE	RES 5,(HL)
CB89	RES 1,C	CBAF	RES 5, A
CB8A	RES 1, D		
CB8B	RES 1, E	CBB0	RES 6, B
CB8C	RES 1, H	CBB1	RES 6, C
CB8D	RES 1,L	CBB2	RES 6, D
CB8E	RES 1, (HL)	CBB3	RES 6, E
CB8F	RES 1, A	CBB4	RES 6, H
		CBB5	RES 6, L
CB90	RES 2, B	CBB6	RES 6, (HL)
CB91	RES 2, C	CBB7	RES 6, A
CB92	RES 2, D	CBB8	RES 7, B
CB93	RES 2, E	CBB9	RES 7,C
CB94	RES 2, H	CBBA	RES 7, D
CB95	RES 2, L	CBBB	RES 7, E
CB96	RES 2, (HL)	CBBC	RES 7,H
CB97	RES 2, A	CBBD	RES 7, L
CB98	RES 3, B	CBBE	RES 7,(HL)
CB99	RES 3,C	CBBF	RES 7, A
CB9A	RES 3, D		*
CB9B	RES 3, E	CBC0	SET 0, B
CB9C	RES 3, H	CBC1	SET 0,C
CB9D	RES 3, L	CBC2	SET 0, D
CB9E	RES 3, (HL)	CBC3	SET 0, E
CB9F	RES 3, A	CBC4	SET 0,H
		CBC5	SET 0, L
CBA0	RES 4, B	CBC6	SET 0,(HL)
CBA1	RES 4, C	CBC7	SET 0, A
CBA2	RES 4, D	CBC8	SET 1,B
CBA3	RES 4, E	CBC9	SET 1,C
CBA4	RES 4, H	CBCA	SET 1, D
CBA5	RES 4, L	CBCB	SET 1,E
CBA6	RES 4, (HL)	CBCC	SET 1,H
CBA7	RES 4, A	CBCD	SET 1,L
CBA8	RES 5, B	CBCE	SET 1,(HL)
CBA9	RES 5, C	CBCF	SET 1, A

Hexadecimal notation	Statement
CBD0	SET 2, B
CBD1	SET 2, C
CBD2	SET 2, D
CBD3	SET 2, E
CBD4	SET 2, H
CBD5	SET 2, L
CBD6	SET 2, (HL)
CBD7	SET 2, A
CBD8	SET 3, B
CBD9	SET 3,C
CBDA	SET 3, D
CBDB	SET 3, E
CBDC	SET 3, H
CBDD	SET 3, L
CBDE	SET 3,(HL)
CBDF	SET 3, A
CBE0	SET 4,B
CBE1	SET 4,C
CBE2	SET 4, D
CBE3	SET 4, E
CBE4	SET 4, H
CBE5	SET 4, L
CBE6	SET 4, (HL)
CBE7	SET 4, A
CBE8	SET 5,B
CBE9	SET 5, C
CBEA	SET 5, D
CBEB	SET 5, E
CBEC	SET 5,H
CBED	SET 5, L
CBEE	SET 5, (HL)
CBEF	SET 5, A
CBF0	SET 6, B
CBF1	SET 6,C
CBF2	SET 6, D
CBF3	SET 6, E
CBF4	SET 6, H
CBF5	SET 6, L

Hexadecimal notation	Statement
CBF6	SET 6, (HL)
CBF7	SET 6, A
CBF8	SET 7,B
CBF9	SET 7,C
CBFA	SET 7, D
CBFB	SET 7, E
CBFC	SET 7,H
CBFD .	SET 7,L
CBFE	SET 7,(HL)
CBFF	SET 7, A
D D 09	ADD IX, BC
DD19	ADD IX, DE
DD21 <u>8405</u>	LD IX, nn
DD22 <u>8405</u>	LD (nn), IX
DD23	INC IX
D D 29	ADD IX, IX
DD2A <u>8405</u>	LD IX,(nn)
DD2B	DEC IX
DD34 <u>05</u>	INC (IX+d)
DD35 <u>05</u>	DEC $(IX+d)$
DD36 <u>0520</u>	LD $(IX+d), n$
D D 39	ADD IX,SP
DD46 <u>05</u>	LD B, $(IX + d)$
DD4E05	LD C, $(IX + d)$
DD56 05	LD D, (IX+d)
DD5E <u>05</u>	LD E, $(IX + d)$
DD66 <u>05</u>	LD H, $(IX + d)$
DD6E <u>05</u>	LD L, $(IX + d)$
DD70 <u>05</u>	LD $(IX+d), B$
DD71 <u>05</u>	LD $(IX+d), C$
DD72 <u>05</u>	LD $(IX+d), D$
DD73 <u>05</u>	LD $(IX+d), E$
DD74 <u>05</u>	LD $(IX+d)$, H
DD75 <u>05</u>	LD $(IX+d), L$
DD77 <u>05</u>	LD $(IX+d), A$
DD7E05	LD A, $(IX + d)$
DD86 <u>05</u>	ADD A, (IX+d)
DD8E05	ADC A, $(IX + d)$
DD96 05	SUB (IX+d)
DD8E05	ADC A, $(IX + d)$

Hexadecimal notation	Statement
DD9E <u>05</u>	SBC A, $(IX + d)$
DDA6 <u>05</u>	AND $(IX+d)$
DDAE <u>05</u>	XOR $(IX+d)$
DDB6 <u>05</u>	OR $(IX+d)$
DDBE <u>05</u>	CP (IX+d)
DDE1	POP IX
DDE3	EX (SP),IX
DDE5	PUSH IX
DDE9	JP (IX)
DDF9	LD SP, IX
DDCB <u>05</u> 06	RLC (IX+d)
DDCB <u>05</u> 0E	RRC $(IX+d)$
DDCB <u>05</u> 16	RL $(IX+d)$
DDCB <u>05</u> 1E	RR $(IX+d)$
DDCB <u>05</u> 26	SLA $(IX+d)$
DDCB <i>05</i> 2E	SRA $(IX+d)$
DDCB <u>05</u> 3E	SRL $(IX+d)$
DDCB <u>05</u> 46	BIT $0, (IX+d)$
DDCB <u>05</u> 4E	BIT 1, $(IX + d)$
DDCB <u>05</u> 56	BIT 2, (IX+d)
DDCB <u>05</u> 5E	BIT $3, (IX + d)$
DDCB <u>05</u> 66	BIT $4, (IX+d)$
DDCB056E	BIT 5, $(IX + d)$
DDCB0576	BIT $6, (IX + d)$
DDCB057E	BIT 7, $(IX+d)$
DDCB0586	RES $0, (IX+d)$
DDCB058E	RES 1, $(IX+d)$
DDCB0596	RES 2, $(IX + d)$
DDCB059E	RES $3, (IX+d)$
DDCB05A6	RES 4, $(IX+d)$
DDCB05AE	RES 5, $(IX+d)$
DDCB05B6	RES $6, (IX+d)$
DDCB05BE	RES 7, $(IX+d)$
DDCB05C6	SET $0, (IX+d)$
DDCB05CE	SET $1,(IX+d)$
DDCB05 D6	SET 2, $(IX + d)$
DDCB05 DE	SET $3, (IX+d)$
DDCB05 E6	SET $4,(IX+d)$
DDCB05 EE	SET $5,(IX+d)$

Hexadecimal notation	Statement
DDCB <u>05</u> F6	SET 6, (IX+d)
DDCB05FE	SET 7, $(IX+d)$
ED40	IN B,(C)
ED41	OUT (C), B
ED42	SBC HL,BC
ED43 <u>8405</u>	LD (nn),BC
ED44	NEG
ED45	RETN
ED46	IM 0
ED47	LD I, A
ED48	IN C,(C)
ED49	OUT (C), C
ED4A	ADC HL,BC
ED4B <u>8405</u>	LD BC, (nn)
ED4D	RETI
ED50	IN D,(C)
ED51	OUT (C), D
ED52	SBC HL,DE
ED53 <u>8405</u>	LD (nn), DE
ED56	IM 1
ED57	LD A,I
ED58	IN E,(C)
ED59	OUT (C), E
ED5A	ADC HL, DE
ED5B <u>8405</u>	LD DE,(nn)
ED5E	IM 2
ED60	IN H, (C)
ED61	OUT (C), H
ED62	SBC HL, HL
ED67	RRD
ED68	IN L,(C)
ED69	OUT (C), L
ED6A	ADC HL, HL
ED6F	RLD
ED72	SBC HL,SP
ED73 <u>8405</u>	LD (nn),SP
ED78	IN A,(C)
ED79	OUT (C), A
ED7A	ADC HL,SP

lexadecimal notation	Statement	Hexadecimal notation	Statement
ED7B <u>8405</u>	LD SP,(nn)	FD74 <u>05</u>	LD $(IY+d), H$
EDA0	LDI	FD75 <u>05</u>	LD $(IY+d), L$
EDA1	CPI	FD77 05	LD $(IY+d)$, A
EDA2	INI	FD7E <u>05</u>	LD A, $(IY+d)$
EDA3	OUTI	FD86 05	ADD A, $(IY+d)$
EDA8	LDD	FD8E <u>05</u>	ADC A, $(IY+d)$
EDA9	, CPD	FD96 <u>05</u>	SUB $(IY+d)$
EDAA	IND	FD9E <u>05</u>	SBC A, $(IY+d)$
EDAB	OUTD	FDA6 05	AND $(IY+d)$
EDB0	LDIR	FDAE05	XOR (IY+d)
EDB1	CPIR	FDB6 <u>05</u>	OR (IY+d)
EDB2	INIR	FDBE <i>05</i>	CP (IY+d)
EDB3	OTIR	FDE1	POP IY
EDB8	LDDR	FDE3	EX (SP), IY
EDB9	CPDR	FDE5	PUSH IY
EDBA	INDR	FDE9	JP (IY)
EDBB	OTDR	FDF9	LD SP, IY
FD09	ADD IY, BC	FDCB0506	RLC $(IY+d)$
FD19	ADD IY, DE	FDCB <u>05</u> 0E	RRC $(IY+d)$
FD21 <u>8405</u>	LD IY,nn	FDCB <u>05</u> 16	RL $(IY+d)$
FD228405	LD (nn), IY	FDCB <u>05</u> 1E	RR $(IY+d)$
FD23	INC IY	FDCB <u>05</u> 26	SLA $(IY+d)$
FD29	ADD IY, IY	FDCB <i>05</i> 2E	SRA $(IY+d)$
FD2A8405	LD IY,(nn)	FDCB <i>05</i> 3E	SRL $(IY+d)$
FD2B	DEC IY	FDCB0546	BIT $0, (IY+d)$
FD34 <i>05</i>	INC (IY+d)	FDCB <u>05</u> 4E	BIT 1, (IY+d)
FD35 <u>05</u>	DEC $(IY+d)$	FDCB <u>05</u> 56	BIT 2, (IY+d)
FD36 <u>0520</u>	LD $(IY+d), n$	FDCB <u>05</u> 5E	BIT 3, (IY+d)
FD39	ADD IY,SP	FDCB <u>05</u> 66	BIT 4, (IY+d)
FD46 <u>05</u>	LD B, $(IY+d)$	FDCB <u>05</u> 6E	BIT 5, (IY+d)
FD4E05	LD C, $(IY+d)$	FDCB <u>05</u> 76	BIT 6, (IY+d)
FD56 05	LD D, $(IY+d)$	FDCB <u>05</u> 7E	BIT 7, (IY+d)
FD5E05	LD E, $(IY+d)$	FDCB <u>05</u> 86	RES $0, (IY+d)$
FD66 05	LD H, $(IY+d)$	FDCB058E	RES 1, $(IY + d)$
FD6E <u>05</u>	LD L, $(IY+d)$	FDCB <u>05</u> 96	RES 2, $(IY+d)$
FD70 05	LD $(IY+d), B$	FDCB 05 9E	RES 3, (IY+d)
FD71 05	LD $(IY+d), C$	FDCB <i>05</i> A6	RES 4, $(IY + d)$
FD72 05	LD $(IY+d), D$	FDCB05 AE	RES $5, (IY+d)$
FD73 05	LD $(IY+d), E$	FDCB05 B6	RES $6, (IY+d)$

ì

Hexadecimal notation	Statement		
FDCB <u>05</u> BE	RES 7, (IY+d)		
FDCB <u>05</u> C6	SET 0, (IY+d)		
FDCB <u>05</u> CE	SET 1,(IY+d)		
FDCB <u>05</u> D6	SET 2,(IY+d)		
FDCB <u>05</u> DE	SET 3, (IY+d)		
FDCB <u>05</u> E6	SET 4, $(IY + d)$		
FDCB <u>05</u> EE	SET 5, (IY+d)		
FDCB <u>05</u> F6	SET $6, (IY+d)$		
FDCB05FE	SET 7, (IY+d)		

Example

As for symbols nn, n, d, and e, the following are xemplified; nn = 584H, n = 20H, d = 5, e = 30H. In hexadecimal notation column, the codes equivalent to these numbers are represented in italics and underlined.