
MPF-I USER'S MANUAL



MULTITECH INDUSTRIAL CORP.

MPF-I USER'S MANUAL

COPYRIGHT

Copyright © 1981 by MULTITECH INDUSTRIAL CORP. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without the prior written permission of MULTITECH INDUSTRIAL CORP.

DISCLAIMER

MULTITECH INDUSTRIAL CORP. makes no representations or warranties, either express or implied, with respect to the contents hereof and specifically disclaims any warranties or merchantability or fitness for any particular purpose. MULTITECH INDUSTRIAL CORP. software described in this manual is sold or licensed "as is". Should the programs prove defective following their purchase, the buyer (and not MULTITECH INDUSTRIAL CORP., its distributor, or its dealer) assumes the entire cost of all necessary servicing, repair, and any incidental or consequential damages resulting from any defect in the software. Further, MULTITECH INDUSTRIAL CORP. reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation of MULTITECH INDUSTRIAL CORP. to notify any person of such revision or changes.



OFFICE/ 9FL, 266 SUNG CHIANG ROAD, TAIPEI 104 TAIWAN R.O.C. TEL:(02)551-1101 TELEX:"19162 MULTIIC" FAX:(02) 542-2805 FACTORY/ 1 INDUSTRIAL E. RD., III HSINCHU SCIENCE - BASED INDUSTRIAL PARK, HSINCHU, TAIWAN, R.O.C.

THE FIRST 50 YEARS OF THE 20TH CENTURY WITNESSED THE IN-VENTION OF THE INTERNAL COMBUSTION ENGINE, WHICH GREATLY EXTENDED THE PHYSICAL STRENGTH OF THE HUMAN BODY

IN THE 2ND HALF OF THE CENTURY, THE BIRTH OF THE MICROPORCESSOR FURTHER EXTENDED OUR MENTAL STRENGTH. APPLICA—TIONS OF THIS AMAZING PRODUCT IN VARIOUS INDUSTRIES HAVE INTRODUCED SO MUCH IMPACT ON OUR LIFE, HENCE, IT IS CALLED THE SECOND INDUSTRIAL REVOLUTION.

CONGRATULATIONS!

Your Micro-Professor will lead you to the world of microprocessor. Unpacking the MPF-I, you will have found the Micro-Professor, an adaptor, and a manual. The standard configuration of your MPF-I includes one MPF-I microcomputer set, two pieces of built-in male header, one unit of book-type package, one AC-DC adaptor, and a copy of User's and Experimental Manual.

In addition to those standard items, three options are for your function expansion which you can buy from local distributor choice:

- 1) SSB-MPF, which is a speech synthesizer board based on Texas Instruments' TMS5200/5220, and which can reproduce sound and voices stored in its memory.
- 2) EPB-MPF, which is an EPROM programmer board for TMS2508, TMS2516, TMS2532, Intel 2578, Intel 2716, and Intel 2732.
- 3) BASIC-MPF, which is a 2K byte tiny BASIC interpreter.
- Still, there are some accessories for your choice. You can select 1) SSB-CPK, Z80-CTC (counter and timer) and Z80-PIO (parallel I/O) chip kit.
- 2) MPF-BBD, 1.42" x 3.15" breadboard.
- 3) MPF-2KRAM, 2K x 8 RAM 6116, 58725 or others in function equivalent
- 4) MPF-2KROM, blank 2K bytes EPROM TMS2516, I2716 or equivalent.
- 5) MPF-4KROM, blank 4K bytes EPROM TMS2532, I2732 or equivalent.
- Notes: I. When your MPF-I is in use, the power regulator 7805, which is installed in the upper right corner of the MPF-I, may heat up. A temperature of 70 C is normal. Just keep your hands off the power regulator.
 - II. Cassettee interface:
 - 1. Use high quality audio tape and tape recorder.
 - 2. When read data from cassette, the volume switch of your tape recorder should be turned to its maximum.
 - 3. In case you have problems using your cassette recorder for data storage or retrival properly, the battery of cassette recorder may run out of power. Change with new batteries.

If any problem occurs while you use our MPF-I, we wish you to contact us or your local dealers immediately.

NOTE TO USER


This manual is not meant to serve as an introduction to computer programming; the reader is supposed to have had some previous experience on microcomputer and microprocessor. The reader without any previous background on basic concept of computer is suggested to refer "An Introduction to Microcomputers Volume 0 the Beginner's Book" by Adam Osborne, Osborne and Associates Inc. before he starts reading this manual. The reader is also suggested to refer textbook on Z-80 assembly programming such as "Z80 - Assembly Language Programming Manual" published by Zilog Inc.

READ ME FIRST

The manuals that accompany your Micro-Professor are designed for reference and to suggest experiments by showing examples. To get started, it is suggested that you follow the proceedures given below.


UNPACKING AND INSTALLATION

Open the "book" containing the Micro-Professor(MPF-I). Locate the power connector in the upper right-hand corner Art. A



Art. A Location of the MPF-I power connector

Find the AC adaptor. The adaptor Art. B is a black box labeled "AC ADAPTOR MULTITECH". You should make certain that the voltage input shown on the adaptor matches the voltage supplied by your outlet. In the United States it is assumed (unless a special order is make) that the supply is 117VAC-which is usually referred to as one-ten (110V). You should also check the frequency; the label on the adaptor will show the frequency in Hertz(Hz).



Art. B AC ADAPTOR

Plug the 9V circular socket into the power receptacle on the MPF-I. The side opposite the AC Adaptor label is to be plugged into your outlet.

When power is applied to the MPF-I the following series of patterns should appear

```
u First pattern
U P
M P F
M P F -
M P F - -
M P F - -
M P F - - Final pattern
```

Strong background light will make the displays hard to read. If at all possible avoid bright lighting.

TESTING AND FAMILARIZATION

In the exercise below you will be shown how to enter and excute a short program. Performing this exercise will test some of the MPF-I functions and familiarize you with the MPF-I. The program used in this section adds two numbers and stores the result in memory.

PROGRAM IN ENGLISH

Load the first number into the A register and the second number into the B register. Add the contents of the B register to the contents of the A register and put the result (sum) in the A register. store the value in the A register in memory location 1830H (H stands for hexadecimal). Finally halt the Micro-Professor.

Source Program in Assembly Language

```
ORG
       1800H
                    Start code at 1800 hexadecimal
LD
       A,05
                    Load the A register with 5
LD
       B,04
                   ; Load the B register with 4
ADD
       A,B
                   ; A - A + B
LD
       (1830H),A
                   ; Store A at memory location 1830H
HALT
                   ; Stop execution of program
```

ASSEMBLY LISTING

All program are entered into the MPF-I in hexadecimal. Therefore, you first write your program in assembly language and then translate it into hexadecimal. All of the demonstration programs written in the MPF-I manuals will also list the machine language code - which is in in hexadecimal. A complete assembly listing is shown below.

LOCATION COUNTER	MACHINE LANGUAGE	STATEMENT NUMBER	ASSEM LANGI		
1800		1	ORG	1800Н	;Start code at 1800 hexadecimal
1800	3E05	2	LD	A,05	;Load the A register with 5
1802	0604	3	LD	B,04	;Load the B register with 4
1804	80	4	ADD	A,B	; A A + B
1805	323018	5	LD	(1830H),A	Store A at memory location 1830H
1808	76	6	HALT		;Stop execution of program

Fig. 0-1 Assembly Language Listing

LOADING THE MACHINE LANGUAGE CODE

You will now enter the machine language code shown in the assembly language listing (Fig. 0-1). If you haven't already done so, connect your MPF-I to the power source. Now press the system reset key $\boxed{\text{RS}}$. Section 3.1.1 of the reference manual contains a brief explanation of reset key actions.

Since the available RAM (random access memory) starts at hexadecimal location 1800, the entry of machine language code will start at 1800H. Press the address key ADDR, a random address will be displayed on the four leftmost digits; these digits will be referred to as



The address field. Enter the starting address for the machine language code by pressing 1 8 0 0. The same result can obtained by pressing the program counter key PC (this only works when your program starts at 1800H). Now inform the Micro-Professor that data is to be entered by pressing DATA. Refer to line 2 of the assembly language listing. Line 2 contains two bytes of machine language code 3E and 05. Key in the first byte by pressing 3 and E. The display should now show

1800 3E ADDRESS FIELD DATA FIELD

Advance the address field display by pressing [+]. The display will show

1 8 0 1 X X X= unknown data

ADDRESS FIELD DATA FIELD

Enter the second byte of hexadecimal data by pressing $\boxed{0}$ then $\boxed{5}$. The display will now show

1801 05

ADDRESS FIELD DATA FIELD

Line 3 of the listing also contains two bytes of hexadecimal data; enter these bytes by keying [+], [0], [6] In a similar manor enter [+], [0], [4] the rest of the program, namely

+80+32+30+18+76

CHECKING FOR DATA ENTRY ERRORS

The program had been entered. It is wise to check for entry errors. Press ADDR 1 8 0 0. Are the rightmost two displays (dara field) equal to 3E? If not press DATA and enter 3 E. To examine the next byte press +. Is there a 05 in the data field? If the display is correct, continue inspection of all the remaining data using the [+] key. If the present byte or any successive bytes are incorrect, enter the correct data.

Section 3.1.2 contains a formal description of how to enter data.

PROGRAM EXECUTION

There are two ways to begin execution at address 1800H. plest is to press RS, PC, and then GO. The second method allows execution to begin at any address. Press RS, ADDR, the beginning execution address, e.g. 1 8 0 0, then GO. When you press [GO] the screen will eventually go back less than a second and stay blank. The program has reached the HALT instruction and is waiting for the next operator action.

CHECKING THE RESULTS

To regain control of the keyboard functions press RS. The answer to 5+4 was stored at location 1830H. Key in ADDR 1 8 3 0. The dislay should show

> 1 8 3 0 0 9 ADDRESS FIELD DATA FIELD

The action of the PC and GO keys are explained in section 3.1.4 and 3.2.1 respectively.

PROGRAM EXAMPLES

Section 5.10 contains five programming examples. Using the know-ledge gained in exercise above enter the hexadecimal code shown in each program and then execute the program. Perform the same steps with the MPF-I Experiment Manual in Experiment-12, 13, 14, 17, 18.

IF YOU MAKE AN ERROR

- 1) A byte was incorrectly entered. Write the correct over the incorrect byte.
- 2) One or more bytes were left out. Read section 3.3.3 then remove the bytes one by one.
- 3) One or more bytes need to be added. Read section 3.3.2 then add each byte.
- 4) To trace the execution of each instruction see section 3.2.2. Warning: If you are not familiar with the concept of single stepping you will need to read this section several times. You may find it necessary to consult additional learning material.

LEARNING AND EXPERIMENTING

For self learning, proceed to section III. Section III contains a series of experiments. Read the theory (background) of each experiment and then do the exercises. If you do not understand parts of an experiment, do not be discouraged. Some of the experiments are quite advanced. You can refer to the MPF-I Student Workbook, published by Multitech Industrial Corp.

MPF-I USER'S MANUAL

TABLE OF CONTENTS

1.	MPF-I Specifications	
	1.1 Hardware Specifications	
	1.2 Software Specifications	
	1.3 Physical Configuration	
2.	General Description 5	
	2.1 Function of Monitor Program 5	
	2.2 Notations Used in This Manual	
	2.3 Error Messages	
	2.4 RAM Addressing	
3.	Operation Introduction	
	3.1 Basic Operation	
	3.1.1 System Reset — RS Key	1
	3.1.2 Substitute Memory – ADDR and DATA Key	1
	3.1.3 Examine & Update Registers – REG and DATA Key	4
	3.1.4 Program Counter – Key. Key. 1	7
	3.2 Program Debugging	3
	3.2.1 Program Execution — 60 Key	
	3.2.2 Single Step — STEP Key	
	3.2.3 Set Break Point — See Key 20	
	3.2.4 Clear Break Point — CBR Key 23	
	3.2.5 Immediately Break Key	\$
	3.3 Support Functions	5
	3.3.1 Block Transfer — MOVE Key	
	3.3.2 Data Deletion 🚾 Key	
	3.3.3 Data Insertion — Key 28	
	3.3.4 Relative Address Computing — Key	-
	3.3.5 Storing Data Onto Tape - TAPE Key	
	3.3.6 Reading Data from Tape — TAPE Key	

4.	Software and Hardware Description	34
	4.1 Memory Address	34
	4.2 Input/Output Address	··· 36
	4.3 Program Interrupt	
	4.4 Software Break — Instruction RST 30H (opcode F7)	
	4.5 Stack	
	4.6 Reset	
	4.7 Tape Data Format	··· 43
5.	Monitor Subroutines	44
	5.1 Summary	44
	5.2 SCAN1	45
	5.3 SCAN	46
	ъ.4 нех7	47
	5.5 HEX7SG	48
	5.6 RAMCHK	49
	5.7 TONE	50
	5.8 TONE1K	51
	5.9 TONE2K	52
	5.10 Program Examples	53
6.	Memory Check	58
	6.1 Check EPROM 0000 – 07FF	58
	6.2 Check RAM Region 1800 – 1FFF	
AP	PENDIX	
A.	Display Format, Position Code and Internal Code.	A-1
В.	Theory of Hardware Circuit	B-1
C.	Z80-CPU.Programming reference.	C-1
D.	Reference Book	5-1

D-1

1. MPF-I Specification

1.1. Hardware Specifications

(1) CPU: (Central Processing Unit)

Zilog Z-80 CPU with 158 instructions and 2.5 MHz maximum clock rate. The MPF-I system clock is 1.79 MHZ.

(2) ROM: (Read Only Memory)

Single +5V EPROM 2516(2532), total 2K(4K) bytes. Monitor EPROM Address: 0000-07FF(0FFF).

(3) RAM: (Random Access Memory)

Static RAM: 6116, total 2K bytes. Basic RAM Address: 1800-1FFF.

(4) Memory Expansion Area:

Single +5V EPROM 2516/2716/2532/2732 EPROM or 6116 static RAM on-Board Expansion Address: 2000-2FFF

(5) I/O Port:

Programmable I/O Port 8255, a total 24 parallel I/O lines are used for keyboard scanning and seven segment LED display control.

I/O addresses: 00-03.

Programmable PIO, a total of 16 parallel I/O lines, I/O address: 80-83H

Programmable CTC, a total of 4 independent counter timers channels, I/O address: 40-43H

(6) Display:

6-digit, 0.5", 7-Segment red LED display

(7) Keyboard:

36 keys including 19 function keys, 16 hex-decimal keys and 1 user-defined key.

(8) Speaker and Speaker Driver Circuits:

A 2.25" - diameter speaker is provided for user's expansion.

(9) User Area:

A 3.5" x 1.36" wire wrapping area is provided for user's expansion.

(10) Audio Tape Interface:

Can be connected to any cassette. Data transmission rate is 165 baud per second (bps).

(11) System Clock Rate:

3.58 MHz crystal is divided by 2, cycle time is 0.56 micro-sec.

(12) System Power Consumption:

Single 5V power supply, current consumption 500 mA.

(13) Main Power Input:

Power adaptor Input 110V 9V/500mA

(14) Physical characteristics

Height : 1.60 mm (W/O case)
Width : 15.75 cm (W/O case)
Depth : 22.30 cm (W/O case)
Weight : 1.41 lb (With Case)

1.2. Software Specifications


MPF-I contains a high performance 2K-byte monitor program. It is designed to respond to user input. The monitor commences execution when power is applied. In addition to the key monitor functions, the monitor contains a memory checking routine.

The following is a simple description of the key functions:

- (1) | s |: system reset.
- (2) ADDR: set memory address.
- (3) REG: set a register name.
- (4) DATA: input data to memory or a register.
- (5) | ≈ | : recall program counter.
- (6) + : increment memory address or a register by one.
- (7) -: decrement memory address or register by one.
- (8) | step : single step the user's program.
- (9) see : set breakpoint in user's program.
- (10) cer : clear breakpoint in user's program.
- (11) terminate the executing program and return the control to the monitor.
- (12) ∞ : commence execution at address shown on the display.
- (13) ins : insert 1 byte into memory.
- (14) | call : delete 1 byte from memory.
- (15) MOVE: move a block of data from one area to another.
- (16) RELA: relative address calculation.
- (17) TAPE : store data from memory onto audio tape.
- (18) | retrieve data from audio tape.
- (19) | | maskable interrupt, connected to CPU's INT pin.
- (20) USER |: user defined key, connected to input port 00, bit 6.
- (21) *: AF BC OE HL AF BC OE HL IX BY SP II IF SZ:H PNC SZ:H PNC FF

 : hexa-digit or register name.

1.3. Physical Configuration



2. General Description

2.1. Functions of Monitor Program

The MPF-I monitor provides the necessary functions for the user to develop his program. These functions include:

- (1) The ability to enter the user's program into RAM and to check and modify the program.
- (2) Execute the user's program which is stored beginning from the address on the displays.
- (3) Using 'Single Step' or 'Set Break Point' function, the user can execute programs step by step or modularly. After each step, control is transferred to the monitor and the current status of the CPU is saved. The user can check or modify registers and memory before executing the next step of the program. This function is very useful in debugging a program.
- (4) Other support functions, include audio tape control, and relative address calculation. Using the functions provided by the MPF-I. The user can develop his own special purpose microcomputer system based on MPF-I.

2.2. Notations Used in This Manual

(1) Hexadecimal number system and seven-segment LED display format:

hexadecimal number	decimal number	bi nary number	seven-segment display
0	0	0000	
1	1	0001	1
2	2	0010	2
3	3	0011	3
4	4	0100	닉
5	5	0101	5
6	6	0110	6
7	7	0111	. 7
8	8	1000	\exists
9	9	1001	9
A	10	1010	R
В	11	1011	<i>b</i>
С	12	1100	匚
D	13	1101	<u>_</u> /
E	14	1110	E
F	15	1111	F

Fig. 2-1 Number system

(2) Each display is assigned a number for reference purposes as shown in Fig. 2-2.

12345.6. Fig. 2-2 the display number

- (3) When the contents of the display are unknown or do not matter an 'X' will be indicated.
- (4) A square stands for a key button, as shown in figure 2-3.



Fig. 2-3 Symbols for buttons

- (5) <address> stands for a memory address which is 4 hexadecimal digits entered by the user. If more than four digits are entered, the last four digits are accepted by MPF-I. If less than 4 digits are entered, leading digits are assumed to be 0.
- (6) \(\data \rangle \) stands for 1 byte of data which is 2 digits entered by the user. The rules are the same as for \(\address \rangle \).
- (7) If some key \(address \> \), or \(data \> is enclosed by \\ '[]', e.g. [\(address \> \)], it may be omitted.

2.3. Error Messages:

When an illegal key is entered, the monitor program will blank out the Display to indicate an error condition has occurred. Some program errors will cause an error pattern such as -Err to be displayed. When this occurs, locate and enter the appropriate key.

2.4. RAM Addressing

The addresses of the basic RAM are from 1800 to 1FFF. The addresses reserved for expansion RAM are from 2000 to 2FFF. 1F9F - 1FF3 of the basic RAM are allocated to the monitor. The user should read chapter, 4 before using this area of memory.

3. Introduction to Operation


This chapter is divided into three parts: basic operations, program debugging, and support functions. Notations are described in 2.2.

3.1. Basic Operations

3.1.1 System Reset Key -

Pressing the Reset Button will display UPF--1

On a power-up, the six digit (UPF--1) are shifted out oneby-one from right to left. The monitor program is initialized either the reset button is pressed or on a power-up.



HL SP A	18003A. 1800AB.	Enter 3A into the DATA FIELD. enter B into the Data field. If DATA is more than two digits the last two will be used.
\Box	1801×.×.	ADDR Feild increases by one. The 2 points in the DATA Field notify user to input Data.
SZ- H PNC D	1801 C.D.	Enter Data by pressing the C and D Keys.

EXAM

MPLE:	Update the contents of	0000
KEY	DISPLAY	COMMENTS
ADDR AF	0.0.0.0 6	ADDRESS is 0000
DATA	0 0 0 0 0.6.	
BC 5		The contents of ROM cannot be changed so the display is blanked. After releasing the Key the Display will return as before.
	0 0 0 0 0 6.	

[description]:

Addr means address. After pressing this key the display is in the standard format, i.e., the left four digits stand for the address and the right two digits represent the data. The address field is indicated by four points and requires 4 digits. If more than 4 digits are keyed in, only the last 4 are accepted. If less than 4 digits are entered, the 4 hex digits on the display are assumed to be the address.

When we is pressed, the indication points will be shifted to the rightmost two digits prompting the user to enter data. The content of the addressed RAM location will be replaced by the entered data. Pressing or will increase or decrease the address field. If the indication points are already in the data field, then it is unnecessary to press or After pressing or the user may press or directly.


If the user attempts to change the contents of ROM, the display will blank out. After releasing the key, the display will be restored.

Keys 3.1.3 Examine & Update Registers REG and DATA <register name>[oata [(data >] + [(data >] + EXAMPLE: Check the contents of SP, HL, IY registers. Change the contents of register A to 12, and register F to 34. KEY DISPLAY COMMENTS SET MPF-I into REGister REG r E G -Mode. The names and contents of the $\times \times \times \times SP$ registers are displayed when the [register name] register Key is depressed. $\times \times \times \times H L$ To display a specific register, $\times \times \times \times I Y$ first depress the REG Key, then press the register name AF, IY, etc. $\times \times \times \times A F$ The two points under the $\times \times \times A F$ Data field of register F notify USER to input Data into the data field of register F Data field. $\times \times 3.4.AF$ The two indication points move to $\times . \times . 34$ the Data field of register A. Register A is now changed to 12 1.2.3 4 A F register] [A register]

[description]:

name

It is necessary to press [] or [] if the user wants to update the contents. The change is done on a byte basis. When [] or [] is pressed, the display will show two points, notifying the user to input data and indicating that the register is being changed. Pressing [] or [] will move the indication points in the direction shown in figure 3-1.



display

Fig. 3-1 The moving rule for REG indication points

The followings are some special register mnemonics:

- 1. The alternate registers AF', BC', DE', HL' are indicated by the decimal point at the right.
- 2. IX, IY is indicated by | , | .
- 3. Register I and interrupt IFF 2 is indicated by IF.

The meaning of each bit in F is shown in figure 3-2.



FH (Flag High)

FL (Flag Low)

'.' = does not matter Fig. 3-2 Flag register

MPF-I decodes the flag register and displays it in 4 bit groups. To display one of four bit groups, refer to the table below

Selection	Key
FH	SZ.H
FL	PNC
FH.	SZ.H
FL.	PNC

When decoded flags are modified, only the least significant bit (LSB) of the input key is used. The next time you check AF register, the contents will be updated automatically.

EXAMPLE: Check the carry flag and update it

KEY	DISPLAY	COMMENTS
REG AF	$\times \times 29 \text{ A F}$	Contents of F is 29.
PHC	1001FL	Check the carry bit.
DATA	100.1.F L	
AF 0	1000FL	Reset carry flag.
REG AF	××28 A F	F is updated automatically.

3.1.4 Program Counter - 🕟 Key

Reset user's program counter. The basic RAM of MPF-I is 2K bytes. It can be expanded to 4K bytes. When the monitor is reset, it finds the lowest RAM address(1800) and sets the user's program counter to this address. If PC is pressed after RS, the left of the display is the lowest RAM address. See Example A

Example-A

KEY DISPLAY COMMENTS

BS UPF--1

1800×× Lowest RAM ADDress.

3.2. Program Debugging

3.2.1 Program Execution _ 60 Key

This key is valid only when the display is in the standard Addr-Data format. After pressing this key, the CPU jumps to the address on the display. Before transferring control to the user's program, it restores all the user's registers. User's registers can be preset by pressing

EXAMPLE: Executing program

KEY	DISPLAY 1 F A F S P	COMMENTS The left field of the display is not an address.
60		Display is blank, indicating an error.
	l F A F S P	Display returns to normal after releasing the key.
PC	1800××	The left field is an address.
GO	$\times \times \times \times \times$	CPU starts execution from 1800.

3.2.2 Single Step - STEP Key

is similar to . It is valid only when the display is in Addr-Data form. Pressing this key causes the CPU to execute the instruction pointed to by the current setting of the PC register. After execution, the monitor regains control and displays the new PC and its contents. The user may examine and modify registers and memory contents after each step.

EXAMPLE: Store a program in RAM and execute it by single steps

KEY	DISPLAY	COMMENT
RS	UPF1	Reset system.
PC	1800×.×.	Program from 1800. (Z80 instructions)
HL SZ+H	18003.E.	•
+ %	180100	LD A,O
+ HL SZ: H	18023.c.	INC A
+ AF HL' 7	18034.7.	LD B,A
PC ACT	18003.E.	Display is in the Addr-Data form, address is 1800.
STEP	18023.c.	First step, PC becomes 1802.
REG O	$0.0 \times \times AF$	Register A is 0.
PC STEP	18034.7.	Second step, PC becomes 1803.
REG O	0 1 × × A F	Register A incremented.
PC STEP	1804×.×.	Third step, PC becomes 1804.
REG BC	0 1 × × B C	Register B becomes 01.

When executing using single step, the monitor uses user's stack to store interrupt return address. The user's stack pointer must point to RAM. If not, $\boxed{\text{Err-SP}}$

will be displayed. If user's stack pointer points to system stack area, SYS-SP will be displayed. Stack overlap will cause an error when 'RET' instruction is executed. In these two cases, you must change the stack pointer or press the reset key. After reset, the system will set user's SP to its default value, the user then need not worry about his stack pointer. (See section 4.5)

3.2.3 Set Break Point - See Key

When a program is long, single step execution can be very time consuming. Setting break points allows the program to execute more than one instruction and then halt. Pressing step many times has almost the same effect but takes longer. The monitor regains control whenever user's PC passes a specified break point address. The user may examine or modify memory and registers when his program has reached a break point.

SBR means set break point. When the display is in Addr-Data form with address pointing to RAM area, pressing this key causes the displayed address to be set as a break point.

EXAMPLE: Store the following program in RAM. Use SBR to see the results of the execution

address	machine code	instruction
1800	3E00	LD A, O
1802	3C	INC A
1803	47	LD B,A
1804	04	INC B
1805	48	LD C,B
1806	FB	EI

VEV	DISPLAY	COMMENTS
KEY		RESET
RS	UPF1	ILES E I
ADOR BC IX AF AF O O	1.8.0.0.××	Set Starting ADDR
DATA HL SZ. H	1800 3.E.	Initialize Data Field
+ AF O O	18010.0.	Increment Program Counter
+ HL Sz·H	18023.C	Increment Program Counter
+ AF HL 7	18034.7.	Increment Program Counter
+ AF AF 4	18040.4.	Increment Program Counter
+ AF IX 8	180548	Increment Program Counter
+ PNC I-IF	1806 F.B.	Increment Program Counter
SBR	1.8.0.6.F.B.	Set Breakpoint at 1806
ADDR BC IX B AF O	1.8.0.0.3 E	Program starts at 1800
ထ	1807×.×.	The program is executed from 1800-1806. The program halts
<u> </u>		at 1807. Note this is the ADDR of next instruction.
REG	r E G -	To verify results use REG Key
AF O	$0.1 \times \times AF$	The contents of the A reg is correct.
	A reg Freg	
ac 1	0202BC	The value in the B register are correct.
	B reg C reg	
••	00011F	The interrupt Flip Flop is set. This is the result of E! (Enable Interrupt).
₹	1.8.0.6.F.B.	Change instruction from EI to DI (Disable interrupt)
·PNC' HL 3	1.8.0.6.F.3.	Enter F3 into Data field.
ADDR C IX AF O O	1.8.0.0.3 E	Set starting ADDR of program.
ω	1807×.×.	Execute
REG I-IF	00001F	Check 1FF
	Noto: Bit	has been reset

Note: Bit has been reset. (result of DI instruction)

[Description]:

- (1) It is illegal to set break points in ROM area. If you do so, the monitor will blank out the display.
- (2) If one instruction has more than one byte, a break point must be set at the first byte. Otherwise, errors will occur.
- (3) When the display is in the Addr-Data form and the address field is the break address, six index points are set to indicate that the address is a break point.
- (4) The contents of a break address can still be modified by hope key.
- (5) When the user's program executes to the break point, the display is in the Addr-Data form. The address field is the user's PC.
- (6) After program executed the break point, all the status and registers are saved.
- (7) See 3.2.2 for stack rules.
- (8) Only one break point may be set.

3.2.4 Clear Break Point Key

If the user want to eliminate the break point in his program, he can press to clear the break point. This key is accepted at any time. After pressing it, the display will become F.F.F.F.F. (Break point is set to FFFF.)

3.2.5 Immediately Break - Key

When executing a program, many errors may occur. For example, a program will lose control when the CPU executes a nonexistant operation code (opcode), or when a program has an infinite loop.

Moni means monitor. Any time you press this key, the same mechanism as used by single step will transfer control to the monitor. Then User's PC and its contents are displayed. When the HALT instruction is executed, pressing will return control to monitor and retrieve the contents of the new PC. After is pressed, the monitor will check the user's SP. The rules are the same as for single step and break point.


EXAMPLE: HALT and return to MPF-I monitor

KEY	DISPLAY	COMMENTS
RS PC	1800×.×.	
HL DE 6	18007.6.	Store HALT in 1800.
ထ		CPU halts, the display is blanked, the LED HALT
McDre	1801×.×.	is turned on. The display is of the Addr-Data form. The address field is the user's PC. All registers are reserved.

EXAMPLE: Pressing this key when monitor is being executed


KEY	DISPLAY	COMMENTS
RS	U P F 1	The monitor is scanning
мон		the keyboard. The system treats the monitor as the
	SYS-SP	user's program. The user's SP is in the system stack.
		Stack.

3.3. Support Functions



[Description]:

After pressing the week key, the display becomes $x \times x \times x - s$. S means the starting address of the data to be transfered. After pressing \cdot , the display becomes $x \times x \times x - s$, E means the ending address of the data to be transfered. Press \cdot again and the display becomes $x \times x \times x - s$. D means the destination address of the data to be moved. When finished, the display is of the Addr-Data form. The address field is the last byte moved. Movement can be upward or downward. When moving upward, the last address is the lower limit of the destination area. When moving downward, the last address is the upper limit of the destination area, as shown in figure 3-3. Because of the fast speed of the microcomputer, the transfer can be finished instantaneously. After pressing the result will be displayed at once.



moving upward

moving downward

Fig. 3-3 Function of MOVE (arrow indicates the first byte moved)

If the destination area overlaps the system stack, the system stack will be destroyed. The user should pressed
to reset the system.

3.3.2 Data Deletion - Key

This key is valid when the display is of the Addr-Data form. Pressing this key causes the data of the displayed address to be deleted. All the data above this address is shifted down one position.

EXAMPLE: Assume the present contents of RAM and the desired contents are as follows:

	ADDRESS	OLD DATA	DATA AFTER	DELETING
	1800	00	00	
	1801	11	11	
delete address-	> 1802	11	22	
	1803	22	33	
	1804	33	44	
	1805	44	XX	

ADOR BC	AF B	DE 2	1.8.0.2.11

DISPLAY

KEY

180222

ADDR BC IX B O O	1.8.0.0.00
	18011.1.
	180222
	18033.3.
+	18044.4.

COMMENTS .

To change the display to the Addr-Data form and enter the address to be deleted.
The old contents of 1802 have been deleted and data above it have been shifted down. The new contents of 1802 are 22, which was the original contents of 1803.
Check.

[Description]:

Data in ROM can not be deleted. The valid regions for this key are 1800 - 1DFF. When the deleted address is between 1800 - 1DFF, all the data after this address shift down position. The last one (1DFF) is filled with 0.

When the display is of the Addr-Data form, the input data will be inserted after the displayed address.

EXAMPLE: Assume the contents of RAM are as follows:

ADDRESS OLD DATA DATA AFTER INSERTION						
1801		ADDRESS	OLD DATA	DATA .	AFTER	INSERTION
insert 33 here -> 1802		1800	00	00		
insert 33 here -> 1803		1801	11	11		
1804 1805 66 55		1802	22	22		
KEY DISPLAY COMMENTS ADDR 1	insert 33 here	-> 1803	44	33		
COMMENTS		1804	55	44		
ADOR 1		1805	66	55		
ADDR 1						
Addr-Data form and enter the address of the insertion. Insert one byte after 1802, address field becomes 1803. Key in data 33. ADOR BC X 8 6 6 1.8.0.0.00 + 18011.1. + 18022.2. + 18044.4.	KEY	DISPLAY	COMMENT	S		
18030.0. Insert one byte after 1802, address field becomes 1803. Key in data 33.	ADDR BC IX 8 OE 2	1.8.0.2.2 2	Add r-Da ta	form a	nd ent	er
1802, address field becomes 1803. Major M	INS	180300				sertion.
becomes 1803. Key in data 33. ADOR 1		100000				
Harmon Harmon 18033.3. Key in data 33. ADDR BC					era	
ADOR BC X 8 6 6 1.8.0.0.0 Check + 18011.1. + 18022.2. + 18044.4.	HL HL	7.00777				
+ 18011.1. + 18022.2. + 18033.3. + 18044.4.	3 3	18033.3.	ney in da	ta 55.		
+ 18011.1. + 18022.2. + 18033.3. + 18044.4.	ADDR BC IX AF AF	1.8.0.0.0 0	Check			
+ 18022.2. + 18033.3. + 18044.4.			000			
+ 1 8 0 3 3.3. + 1 8 0 4 4.4.	<u>_+</u> _	18011.1.				
+ 1 8 0 3 3.3. + 1 8 0 4 4.4.		70000				
+ 18044.4		18022.2.				
	+	18033.3.				
+ 1 8 0 5 5.5.	+	18044.4.				
	+	180555				

[Description]:

The valid region for this key is the same as fall.

After insertion, the last byte of the inserted block is lost.


The inserted address is one byte after the displayed address. Pressing this key causes all the data after the displayed address to be shifted up one position. Them the address field is incremented by one and the user may enter the data he wants to insert.

3.3.4 Relative Address Calculation - RELA Key

Instructions JR and DJNZ require relative addresses. MPF-I supports the calculation of relative addresses throught the $\begin{bmatrix} RELA \end{bmatrix}$ key.

RELA <address> + <address> ∞

EXAMPLE: Assume there is a JR instruction in your program. The address of opcode is 1800, the address to jump to is 1804.



COMMENTS

S is the mnemonic of starting address. Starting address = 1800

D is the mnemonic of destination address. Destination = 1804

MPF-I computes the relative address and stores the result in the next byte of the JR opcode. The result is also displayed.

[Description]:


After pressing [NELA], the display becomes $[\times,\times,\times,\times,-S]$. S represents the starting point of JR or DJNZ. Pressing [+], the display becomes $[\times,\times,\times,\times,-D]$. In the display becomes $[\times,\times,\times,\times,-D]$. In the display becomes of JR or DJNZ. Pressing [-], MPF-I computes the relative address then stores it in the 2nd byte of opcode. The display becomes of the Addr-Data form. The address containing the relative address is displayed. If the result exceeds decimal +127 or -128, the display becomes [-] Err [-].

3.3.5 Storing Data onto Tape - TAPE Key

Cassette tape is a large capacity non-volatile storage medium. MPF-I contains hardware and software drivers.

TAPE (# can ame) + (address) + (address) •

EXAMPLE: store the data of 1800 -18FF on tape, use 1234 as file name.



[Description]:

Pressing the display becomes \(\times \tin \times \times \times \times \times \times \times \times \times

EXAMPLE: Read the data from a tape recorder, filename is 1234, the data on the tape was written by using TAPE key, see storing data onto tape. COMMENTS KEY DISPLAY X.X.X.X.- F APE RD filename. 1.2.3.4.- F jack in MPF-I. GO (PLAY) the filename. 1234 - F

 $18 F F \times \times \times$

Key

3.3.6 Reading Data from Tape -

TAPE (filename) ©

F is the mnemonic of Filename = 1234Connect the recorder (using earphone jack) to the EAR Start execution. The display is blank while MPF-I is searching for Press PLAY on the recorder. The recorder output volume should be turned to maximum. MPF-I echoes the signal read from tape on its own speaker (if the volume is too low, then there will be no sound). Every file name read by the monitor will be displayed for 1.5 seconds. When the desired file is found, '.' is changed into '-'. When finished, the last address read in is displayed.

[Description]:

Before execution, the user must connect the recorder (using earphone jack) to the EAR jack in MPF-I. Turn the volume of the recorder to maximum. Then press ____, and finally, start the recorder (PLAY). Initially, the display is ____. When the desired file is found, the display becomes _____.

Starting and ending addresses are already stored on the tape so there is no need to input them. The user just needs to input the file name. A check is also recorded on the tape which MPF-I will check when reading back. If not matched, the display will be $\boxed{-\ E\ r\ r}$. If matched, the last input byte will be displayed.

If the data read from the tape is stored in a system stack, errors will occur. Care must be taken when you prepare tape data by ****. The tape data is echoed on the MPF-I speaker, so it is very easy to determine whether the tape is empty or not. This allows you to check a tape before recording data on it, so you do not destroy data that has been previously recorded.

4. Software and Hardware Description

4.1. Memory Address




Fig 4-1 Memory map

[Description]:

(1) U6 EPROM: monitor

U7 RAM or EPROM: reserved for expansion

U8 RAM: basic RAM of which 1FAF-1FFF are used by monitor

- (2) Address lines are fully decoded in MPF-I. Traces don't need to be cut or jumpers added on the PC board if 2516, 2716, or 2532 are inserted in U7.
 - a. The following lines need to cut and jumpered if a 2732 is inserted in U7.

Cut	lines	Jumped lines
PIN 3,4	of jumper of jumper of jumper	PIN 2,3 of jumper PIN 4,5 of jumper PIN 6.7 of jumper

b. The following lines need to cut and jumpered if a 6116 is inserted in U7.

Cut lines Jumped lines

PIN 3,4 of jumper PIN 4,5 of jumper

4.2. Input/Output (I/O)Address)




Fig. 4-2 I/O address map

[Description]:

- (1) The 8255 is a programmable peripheral interface with 24 parallel I/O lines. These 24 I/O lines are divided into three 8-bit ports. (See 8255 data sheet for details).
- (2) The control word of 8255 is 03. Port A is an input port, ports B and C are output ports.
 - (a) Port A (address 00):
 bit 7: tape input,
 bit 6: connected to week key, active low,
 bit 5 0: connected to 6 rows of the keyboard
 matrix The input signal becomes low only when keys
 in the active column are pressed.
 - (b) Port B (address 01) controls the seven segments and decimal point of the display. Figure 4-3 shows the name of each segment and the corresponding bit in port B. All output bits are active high.




Fig. 4-3 The corresponding bits of the 7-segment display

- (c) Port C (address 02): bit 7: tape output; also connected to the speaker and the LED TONE-OUT. LED is turned on when output is 0. bit 6: monitor break control. Any attempt to change this bit is forbidden. bit 5 - 0: is connected to 6 columns of display & keyboard matrix. Bit 0 is the rightmost display, bit 5 is the leftmost display. All these bits are active high.
- (3) The Z80 Counter Timer Controller (CTC) is a programmable component with four independent channels that provide counting and timing function for microcomputer systems based on the Z80-CPU.

 The I/O addresses of CTC are from 40H to 43H.
- (4) The Z80 parallel I/O (PIO) is a programmable, two port device which provides a TTL compatible interface between peripheral devices and the Z80-CPU.

 The I/O address of PIO are from 80H to 83H.
- (5) Address lines are not fully decoded only AO, A1, A6 and A7 are used. A2 through A5 are undecoded lines.

4.3. Program Interrupt

The nonmaskable interrupt is used by the monitor. The user is not allowed to use it. Pin 16 of the CPU (INT) is connected to jumper I on the left edge of the PC board and to _____. When the monitor code at address 0038 is executed, control will be transfered to the address stored in 1FFE & 1FFF. During this process, all CPU status are an affected. The default contents of 1FFE & 1FFF are 0066. This is the entry point of the service routine. 0038 is executed in the following situations:

- (1) Mode 1 interrupt is acknowledged;
- (2) Instruction 'RST 38H' (opcode FF) is executed;
- (3) The data bus are pulled high. If mode 0 interrupt is acknowledged without the interrupt vector, RST 38H will be executed.
- (4) When there is an error in program execution and jumps to a nonexistent memory. The opcode fetched by CPU is FF.

If the contents of 1FEE & 1FEF are not changed after power on, the effect of executing 0038 is the same as for pressing we key or break point. The user may define his own service routine by changing the contents of 1FEE & 1FEF.

4.4. Software Break-Introduction RST 30H(Opcode F7)

RST 30H has the same effect as break. It is called software break because no hardware operation is involved.

It is usually used as the terminator of a user's program. It is also very useful in multi-break-point program debugging.

4.5. Stack

Figure 4-4 shows the stack configuration. The default value of the user's stack pointer is 1F9F. Each time the user's program breaks, the monitor checks his SP. SYS-SP will be displayed if the user's SP points to the system stack. If there is stack related instruction (e.g. RET) in the user's program, an error may occur when user's stack and system stack overlap.




Fig. 4-4 Stack distribution map

SYS-SP can occur in the following situations:

- (1) Pressing when monitor is controlling the CPU. This operation will destroy all user's registers and should be avoided.
- (2) Executing the monitor itself by pressing [step]

4.6. Reset

There are two possible results. When the monitor is reset,

- (1) Power on
 - (a) Disable interrupt (IFF set to 0);
 - (b) I regiser set to 0;

 - (c) Interrupt mode set to 0; (d) User's PC is set to 1800.
 - (e) User's SP is set to 1F9F;
 - (f) Break point is disabled.
 - (g) Set the content of 1FFE to 66 and set the content of 1FFF to 00. When the code beginning at 0038 is executed the CPU will jump to 0066. This is equivalent to press 🔤
 - (h) MPF-I is displayed one character at at a time from right to left.
- (2) Press Rs
 - (a) (e) are the same as (1). The contents of 1FFE & 1FFF and break point are unaffected. 'UPF--1' is displayed, (all digits) simultaneously.

4.7. Tape Data Format

(1) Bit format:




Fig. 4-5 Tape bit format

(2) Byte format:




Fig. 4-6 Tape byte format

(3) File format:




Fig. 4-7 Tape file format

5. Monitor Subroutines

5.1. Summary

ADDRE	ss mnemonic	FUNCTION
0624	SCAN1	Scan keyboard and display one cycle.
05FE	SCAN	Scan keyboard and display until a new key-in.
0689	нех7	Convert a hexadecimal digit into the 7-segment display format.
0678	HEX7SG	Convert two hexadecimal digits into 7-segment display format.
05F6	RAMCHK	Check if the given address is in RAM.
05E4	TONE	Generate sound.
05DE	TONE1K	Generate sound at 1K Hz.
05E2	TONE2K	Generate sound at 2K Hz.

5.2. SCAN1

[Address]: 0624

[Function]: Scan keyboard and display 1 cycle from right to left. Execution time is about 10ms (9.97ms exactly).

[Input]: IX points to the display buffer.


[Output]: (1) If no key-in, then carry flag = 1;

(2) If key-in, carry flag =0 and the position-code of the key is stored in register A. (See appendix A.)

[Register]: Destroy AF, A'F', B'C', D'E'

[Supplement]:

- (1) 6 bytes are required for storing 6 word patterns.
- (2) IX points to the rightmost word, IX+5 points to the leftmost word.



(3) See appendix A for the relation between each bit and the seven segments.

5.3. SCAN

[Address]: 05FE

[Function]: Similar to SCAN1 except:

- (1) SCAN1 scans one cycle, but SCAN will scan till a new key-in.
- (2) SCAN1 returns the position while SCAN returns the internal code of the key pressed (see appendix A).

[Input]: IX points to the display buffer.

[Output]: Register A contains the internal code of the key pressed.

[Register]: Destroy AF, B, HL, AF', BC', DE'.

5.4. HEX7

[Address]: 0689

[Function]: Convert a hexadecimal number into its 7-segment display format.

[Input]: The least significant 4 bits of register A contain the hexdecimal number (0-F).

[Output]: The result is also stored in register A.

[Register]: Destroy AF only.

5.5. **HEX7SG**

[Address]: 0678

[Function]: Convert two hexa-decimal numbers into a 7-segment display format.

[Input]: The first number is stored in the right 4 bits of A. The second number is stored in the left 4 bits of A.

[Output]: The first display pattern is stored in (HL), the second is in (HL+1), HL is increased by 2.

[Register]: Destroy AF, HL.

5.6. RAMCHK

[Address]: 05F6

[Function]: Check if the given address is in RAM.

[Input]: The address to check is in HL.

[Output]: If it is in RAM then Zero flag = 1, otherwise

Zero flag = 0.

[Register]: Destroy AF

5.7. TONE

[Address]: 05E4

[Function]: Generate sound.

[Input]: (1) C controls the frequency of the sound.

The period is about (44+Cx13)x2x0.56 micro-sec, and the frequency is 200/(10+3xC) KHz.

(2) HL contains the number of cycles. (max. value is 32768).

[Output]: None

[Register]: Destroy AF, B, DE, HL.

5.8. TONE1K

[Address]: 05DE

[Function]: Generate a sound of 1KHz.

[Input]: Number of periods is in HL.

[Output]: None.

[Register]: Destroy AF, BC, DE, HL.

5.9. TONE2K

[Address]: 05E2

[Function]: Generate a sound of 2KHz.

[Input]: The number of periods is in HL.

[Output]: None

[Register]: Destroy AF, BC, HL, DE.

5.10. Program Examples

EXAMPLE 1: Display 'HELPUS', HALT when $\[\]$ is pressed.

		1	;DISPLAY	'HELP	US' UNTIL	STEP-KEY PUSHED:
1800		2		ORG	1800H	
1800	DD212018	3		LD	IX, HELP	
1804	CDFE05	4	DISP	CALL	SCAN	
1807	FE13	5		CP	13H	:KEY-STEP
1809	20F9	6		JR	NZ, DISP	,
180B	76	7		HALT	•	
		8	;			
1820		9	•	ORG	1820H	
1820	AE	10	HELP	DEFB	OAEH	;'S'
1821	B5	11		DEFB	ОВ5Н	: 'Ū'
1822	1F	12		DEFB	O1FH	;'P'
1823	85	13		DEFB	085Н	;'L'
1824	8F	14		DEFB	08FH	;'E'
1825	37	15		DEFB	037H	;'H'
	•	16	;			,
		17	ŚCAN	EQU	O5FEH	
		18		END		

Details of the display buffer are given below:



Position	Display Format	Segment of Illumination	dpcbafge Data	Addr
	5	a,c,d,f,g,	1 0 1 0 1 1 1 0 AE	1820
Right	Ш	a,b,c,d,e,f,	1 0 1 1 0 1 0 1 B5	1821
	; 	a,b,e,f,g,	0 0 0 1 1 1 1 1 1 1 F	1822
		d,e,f,	1 0 0 0 0 1 0 1 85	1823
	Ę	a,d,e,f,g,	1 0 0 0 1 1 1 1 8F	1824
Left	1-1	b,c,e,f,g,	0 0 1 1 0 1 1 1 37	1825

Please refer to Appendix A

EXAMPLE 2: Flash 'HELP US'

Use routine SCAN1 to display 'HELPUS' and blank alternately. Display each pattern 500ms by looping SCAN1 50 times.

		1	;FLASH	HELP US		
1800		2		ORG	1800H	
1800	212618	3		LD	HL, BLANK	
1803	E5	4		PUSH	HL	
1804	DD212018	5		LD	IX,HELP	
1808	DDE3	6	LOOP	EX	(SP),IX	
180A	0632	7		LD	B,50	
180C	CD2406	8	HELFSEG	CALL	SCAN1	
180F	10FB	9		DJNZ	HELFSEG	
1811	18F5	10		JR	LOOP	
		11	;			
1820		12		ORG	1820H	
1820	ΑE	13	HELP	DEFB	OAEH	;'S'
1821	B5	14		DEFB	OB5H	; 'U'
1822	1F	15		DEFB	O1FH	;'P'
1823	85	16		DEFB	085H	;'L'
1824	8F	17		DEFB	08FH	;'E'
1825	37	18		DEFB	037Н	;'H'
1826	00	19	BLANK	DEFB	0	
1827	00	20		DEFB	0	
1828	00	21		DEFB	0	
1829	00	22		DEFB	0	
182A	00	23		.DEFB	0	
182B	00	24		DEFB	0	
		25	;			
		26	SCAN1	EQU	0624H	
		27		END		

The content of 180B determines the flash frequency. You may change it to any value.

EXAMPLE 3: Display the key code of the key pressed.

		1	;DISPLA	Y INTERN.	AL CODE
1800		2	•	ORG	1800Н
1800	DD210019	3		LD	IX, OUTBF (1900 H)
1804	CDFE05	4	LOOP	CALL	SCAN (OSFE)
1807	210019	5		LD	HL, OUTBF
180A	CD7806	6		CALL	HEX7SG (0678 11)
180D	18F5	7		JR	LOOP
		8	;		
1900		9		ORG	1900H
1900	00	10	OUTBF	DEFB	0
1901	00	11		DEFB	0
1902	00	12		DEFB	0
1903	00	13		DEFB	0
1904	00	14		DEFB	0
1905	00	15		DEFB	0
		16	;		
		17	SCAN	EQU	O5FEH
		18	HEX7SG	EQU	0678Н
		19		END	

When a key is pressed, the internal code for that command is displayed in the data field. The user may compare it with Appendix A.

If you want to display the position code of the keys, you may change the program as follows:

		1	;DISPL	AY POSIT	ION CODE
1800		2		ORG	1800H
1800	DD210019	3		LD	IX, OUTBF
1804	CD2406	4	LOOP	CALL	SCAN1
1807	38FB	5		JR	C,LOOP
1809	210019	6		LD	HĹ, OUTBF
180C	CD7806	7		CALL	HEX7SG
180F	18F3	8		JR	LOOP
		9			

EXAMPLE 4: Convert 3 continuous bytes into 7-segment display format. Store the results in 1903 - 1908 then display them.

		1	;DISPLA	У З ВУТЕ	S IN RAM TO 6 HEXA-DIGITS
1800		2	,	ORG	1800H
1800	110019	3		LD	DE, BYTEO
1803	210319	4		LD	HL, OUTBF
1806	0603	5		LD	B,3
1808	1 A	6	LOOP	LD	A, (DE)
1809	CD7806	7	2001	CALL	HEX7SG
180C	13	8		INC	DE DE
180D	10F9	9		DJNZ	LOOP
2002	1010	10	• CONVED		PLETE, BREAK FOR CHECK
180F	DD210319	11	, CONVER	LD LD	
1813	CDFE05				IX,OUTBF
-		12		CALL	SCAN
1816	76	13		HALT	1
		14	;		
1900		15		ORG	1900Н
1900	10	16	BYTEO	DEFB	10H
1901	32	17		DEFB	32H
1902	54	18		DEFB	54H
1903		19	OUTBF	DEFS	6
		20	;	2210	
		21	HEX7SG	EQÜ	0678н
				•	
		22	SCAN	EQU	O5FEH
		23		END	

The three bytes of binary data are stored in 1900 - 1902. The user can set a break point at 180F to check if the conversion is correct before displaying the result.

EXAMPLE 5: Simulate a police car siren

The sound of a police car siren is simulated by alternating two different frequencies. Register C controls the frequency of the sound and register pair HL controls the length of the sound.

		1	; POLIC!	E CAR S	IREN:
1800		2		ORG	1800H
1800	0E00	3	LOOP	LD	C,0
1802	21C000	4		LD	HL,OCOH
1805	CDE405	5		CALL	TONE
1808	OECO	6		LD	C, OCOH
180A	210001	7		LD	HL,100H
180D	CDE405	8		CALL	TONE
1810	18EE	9		JR	LOOP
		10	;		
		11	TONE	EQU	05E4
		12		END	

(1) Low frequency: C=0 (equivalent to 256), HL=COH (192), so the period is (44+13x256)x2x0.56= 3777 micro-sec.

frequency: 1/3777= 265Hz

length of the sound: 3777 micro-sec x192= .73sec

(2) High frequency: C=COH (192), HL=100H (256), so the period is (44+13x192)x2x0.56= 2845 micro-sec.

frequency: 1/2845=352Hz

length of the sound: 2845 micro-sec x256= .73sec

6. Memory Check

6.1. Check EPROM 0000-07FF

The sum of all monitor codes is zero. Routine ROMTEST at 06A6 uses this property to check the monitor $\ensuremath{\mathsf{EPROM}}$.

06A6 06A9 06AC 06AF 06B1 06B2	210000 010008 CD3105 2801 76 C7	ROMTEST: SMUOK;	LD LD CALL JR HALT RST	HL,0 BC,800H SUM Z,SUMOK ;IF ERROR 0 ;DISPLAY 'UI	PF1'
0531 0532 0533 0535 0538 0539	AF 86 EDA1 EA3205 B7 C9	SUM SUMCAL	XOR ADD CPI JP OR RET	A A,(HL) PE,SUMCAL A	

This program calculates the sum of all EPROM codes. If the result is 00, 'UPF--1' is displayed.

The key sequence is as follows:



- (1) Correct: the display is UPF--1
- (2) Error: HALT LED will come on.

6.2. Check RAM Region 1800-1FFF

```
RAMTEST:
0694
             210018
                               LD
                                         HL,1800H
0697
             010008
                               LD
                                         BC,800H
069A
             CDF 605
                      RAMT
                               CALL
                                         RAMCHK
069D
             2801
                               JR
                                         Z, TNEXT
069F
             76
                               HALT
                                                  ; IF ERROR
06A0
             EDA1
                      TNEXT
                               CPI
06A2
             EA1E07 4
                               JР
                                         PE, RAMT
06A5
             C7
                               RST
                                                  ;DISPLAY 'UPF--1'
                            ;
            RAMCHK:
05F6
             7E
                               LD
                                        A,(HL)
05F7
            2F
                               CPL
05F8
            77
                               LD
                                         (HL),A
05F9
            7E
                               LD
                                         A, (HL)
05FA
            2F
                               CPL
05FB
            77
                               LD
                                         (HL),A
05FC
            BE
                               CP
                                         (HL)
05FD
            C9
                               RET
```

This program tests every byte in region 1800 1FFF. If the byte is good, it continues testing till
all bytes have been tested. If there is any bad byte,
the HALT LED will come on. You can press ______, _____,
to get the address that has the error. Then press
to get the content of that byte. If you want to
continue testing, you may press _______. The key
sequence is as follow:




(1) Correct: $\begin{bmatrix} U & P & F & -1 \end{bmatrix}$ is displayed.

(2) Error: HALT LED will come on.

APPENDIX

A. Display format, position-code and internal-code



DISPLAY FORMAT:

COED	BD	30	9B	BA	36	AE	AF	38	BF	BE	3F	A7	8D	В3
DATA	0	1	2	3	4	5	6	7	8	9	A	В	С	D
DISP		!	2	3	4	5	6	7	8	9	Я	Ь		<u></u>
CODE	8F	OF	AD	37	89	В1	97	85	2в	23	АЗ	1F	3E	03
DATA	E	F	С	Н	Ι	J	K	L	M	N	C	р	Q	R
DISP	E	F	Б	Н	ī	ل	닏	L	ñ	П		P	9	ر
CODE	A6	87	В	5 B7	A9	07	В6	8 <i>A</i>	8	3 A:	2 3	2 02	CC	00
DATA	s	Т	Ü	V	W	Х	Y	Z	()	+	-	,	
DISP	5	F	U	Н	ū	+	4	=	٥		_	/ –		•

Appendix A-2

1. Position-Code (CALL SCANI):

1E	18	12	oc	06	00
SBR	CBR	'0'	'1'	'2'	'3'
1F	19	13	OD	07	01
'-'	PC	'4'	'5'	'6'	
20	1A	14	0E	08	02
DATA	REG	'8'	'9'	' A '	'B'
21	1B	15	OF	09	03
	ADDR	'C'	'D'	'E'	'F'
22 INS	1C DEL	16 GO	10 STEP	OA	04
23 MOVE	1D RELA	17 TPWR	11 TPRD	υВ	05

2. Internal-Code (CALL SCAN):

15 SBR	1A CBR	00	01 '1'	02 '2'	03
11	18 PC	04 '4'	05 '5'	06 '6'	07
14 DATA	1B REG	08 '8'	09 '9'	OA 'A'	0B 'B'
10	19 ADDŖ	00'.	OD 'D'	OE 'E'	OF 'F'
16 INS	17 DEL	12 GO	13 STEP	22	20
1C MOVE	1D RELA	1E TPWR	1F TPRD	23	21

APPENDIX B

Theory of Hardware Circuit

A. System Clock

U3a, U3b, and 3.58M Hz crystal produce 3.58MHz signal. This signal is sent to U2a pin 3 to produce 3.58MHz $\div 2 = 1.79$ MHz system clock.

B. Reset Signal

U2b is used to trim the Reset signal produced by power on or pressing $\ ^{-1}$ key. The trimmed RST is sent to CPU and CTC. RST is sent to the 8255.

C. Memory Addressing

MREQ	A15	A14	A13	A12	A11	A10	 ΑO	Selected	Chip	Address
0	0	0	. 0	0	X	X	 X	U6		0000-0FFF
0	0	0	1	0	X	X	 X	U7		2000-2FFF
0	0	0	0	1	1	X	 X	U8		1800-1FFF

U6 is the monitor for MPF-I, it may be a TMS2516, or an Intel 2716. U7 is a spare socket for future expansion usage, it may be a RAM or a ROM, Circuit design is default for 2716, 2516, 2532(EPROM) when user intends to plug in Intel 2732, or HM 6116(RAM), he should consult the note on Sheet 4 of the schematic. U8 is a system RAM, the memory size is 2K bytes.

D. Input/Output port addressing

U96 (74LS139) is an I/O port decoder.

IORQ	A7	A6	Selected I/O	Port Address
0	0	0	8255	00 - 03
0	0	1	CTC	40 - 43
0	1	0	PIO	80 - 83

Note; I/O port is not fully decoded, e.g. the 16 combinations 00 - 03, 04 - 07, 08 - 0B,....3C - 3F, all select the s 8255. The CTC & PIO are also selected by 16 different combinations.

E. Matrix Keyboard and Display

U14 (8255) has 3 I/O ports, PBO-PB7 control individual segments in a display, U15 and U12 are segment drivers, PCO-PC5 select which display is to be activated, U13 (75492) is a 6-digit digit driver.

The LED display uses a Multiplexing method, only one is selected at a time, from right to left. Due to its rapid multiplexing rate. The displays appear to be on continuously.

Whenever the diaplays are accesed keyboard activity is also checked via U14 (8255) PAO-PA5. If no key is pressed, PAO-PA5 are high, when there is one key pressed, via keyboard scan routine the CPU will detect which key id pressed. In MPF-I there are 6 x 6 = 36 keys, but only 32 keys are checked through the key board matrix.

F. User-Key

The user-key is not assigned a function and is reserved for user's future use. The state of this key is detected via PA6 of 8255. via PA6 of 8255.

G. Audio Tape Interface.

The program or data to be stored in Magnetic Tape is serially sent out via PC7 of 8255. The filtering & decaying circuit are composed of C13, R11, C12, R12 and R13. This decayed signal is to MIC ("Microphone") inlet of Tape recorder, Q2 drives an LED and speaker. PC7 is also used as the port for audio output.

A recorded file may be read back to the RAM from the ("Earphone") EAR outlet of Tape recorder. The input interface circuit is composed of R14, CR2, CR1 and C11. This circuit converts EAR inputed signal to TTL level signal and detected by CPU via PA7 of 8255.

H. Step, Break point and Monitor Break

PC6 is normally high. This signal send to RO input of U4 (7490) will preset U4 output to 0000, and make NMI of Z-80 high. When PC reach Breakpoint or MPF-I execute single step, PC6 will output low, U4 starts counting, after 5th OP code fetch, NMI becomes low. This will interrupt program execution and jump back to monitor program.


Logic State of U4 (74LS90)


	R 9	RO	Qa	Qd	Qc	Qb	NM I	Comment
Normal State	0	1	0	0	0	0	1	U4 preset to 0000
BREAK becomes low	0	0	0	0	0	0	1	RO=BREAK=0
1St MI	0	0	0	0	0	1	1	7490 Start commting
2nd MI	0	0	0	0	1	0	1	Qd,Qc,Qb is Mod, 5
3rd MI	0	0	0	0	1	1	1	Counter
4th MI	0	0	0	1	0	0	1	
5th MI	0	0	1	0	0	0	0	Qa from 0-1 when Qd from 1-0
Pressing MONN	1	0	1	1	0	0	0	U4 Preset to 1001


After key is pressed, R9 of U4 is high, Qa becomes high and NMI becomes Low. So CPU jump back to monitor program execution due to nonmaskable interrupt.


I. PIO and CTC

U11 (CTC) and U10 (PIO) are daisy-chained, CTC has the higher interrupt priority, CTC IEI, PIO IEO, CTC channel signals and PIO I/O port are reserved on P2 edge connector for user future expansion.











APPENDIX C
Z80-CPU Programming reference.



CPU PIN-OUTS

MAIN RE	G SET	ALTERNATE		
ACCUMULATOR A	FLAGS F	ACCUMULATOR A	FLAGS F'	
В	С	В	c'	1
D	E	D'	E'	GENERAL PURPOSE
Н	L	H.	Ľ'	REGISTERS



Z80-CPU REGISTER CONFIGURATION

SUMMARY OF FLAG OPERATION

	D7				1			D0	
	- (1	1		1	P/		i	
Instruction	S	Z		Н		V	N	C	Comments
ADD s; ADC s		1	X	11	X	V	0	TT	8-bit add or add with carry
SUB s; SBC s; CP s; NEG	11		X	1	X	٧	1	1	8-bit subtract, subtract with carry, compare and negate accumulator
AND s	1	1	X	1	X	P	0	0	Mariata and a
ORs; XORs		1	X		X	P	0	0	Logical operations
INC s	1	1	X	;	X	٧	0	•	8-bit increment
DECs		1	X	:	X	V	1	•	8-bit decrement
ADD DD, SS	•	•	X	X	X	•	0	11	16-bit add
ADC HL, SS	1 :	1	X	X	X	V	0	11	16-bit add with carry
SBC HL, SS	11	1	X	X	X	V	1	1	16-bit subtract with carry
RLA; RLCA; RRA; RRCA	•	•	X	0	X	•	0	1	Retate accumulator
RLs; RLCs; RRs; RRCs;	}	:	X	0	X	P	0	1	Rotate and shift locations
SLA s; SRA s; SRL s	1	İ			İ				
RLD; RRD		1	X	0	X	P	0	•	Rotate digit left and right
DAA	1		X		X	P	•	1	Decimel adjust accumulator
CPL	•	•	X	1	X	•	1	•	Complement accumulator
SCF	•	•	X	0	X	•	0	1	Set carry
CCF	•	•	X	X	X	•	0		Complement carry
in r, (C)			X	0	X	P	0	•	Input register indirect
INI; IND; OUTI; OUTD	X	1	X	-X	X	X	1	•	Riock input and output
INIR; INDR; OTIR; OTDR	X	1	X	X	X	X	1	•	$\int Z = 0$ if B $\neq 0$ otherwise $Z = 1$
LOI; LDO	X	X	X	0	X		0	•	Black transfer instructions
L DIA ; LDDR	X	X	X	0	X	0	0	•	
CPI; CPIR; CPD; CPDR	X	1	X.	X	X	1	1	•	Block search instructions
	l		j	1	l		1	l	Z = 1 if $A = (HL)$, otherwise $Z = 0$
	1.	1	l					1	$P/V = 1$ if BC $\neq 0$, otherwise $P/V = 0$
LD A, I; LD A, R	1	•	X	0	X	IFF	0	•	The centent of the interrupt enable flip-flop (IFF) is copied into the P/V flag
BIT b, s	x		X	1	X	X	0	•	The state of bit b of location s is copied into the Z flag

The following notation is used in this table:

C	Carry/link flag. C=1 if the operation produced a carry from the MSB of the operand or result.
Z	Zero flag. Z=1 if the result of the operation is zero.
S	Sign Mag. S=1 if the MSB of the result is one.
P/V	Parity or overflow fleg. Parity (P) and overflow (V) share the same fleg. Logical operations affect this flag with the parity of
	the result while arithmetic operations affect this flag with the overflow of the result. If P/V holds parity, $P/V=1$ if the result of
	the operation is even, $P/V=0$ if result is odd. If P/V holds overflow, $P/V=1$ if the result of the operation produced an overflow.
Н	Half-carry flag. H=1 if the add or subtract operation produced a carry into or borrow from bit 4 of the accuminator.
N	Add/Subtract flag. N=1 if the previous operation was a subtract.
	H and N flegs are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed
	BCD format following addition or subtraction using operands with packed BCD format.
1	The flag is affected according to the result of the operation.
•	The flag is unchanged by the operation.
0	The flag is reset by the operation.
1	The flag is set by the operation.
X	The flag is a "don't care".
٧	P/V flag affected according to the overflow result of the operation.
P	P/V flag affected according to the parity result of the operation.
r	Any one of the CPU registers A, B, C, D, E, H, L.
\$	Any 8-bit location for all the addressing modes allowed for the particular instruction.
22	Any 16-bit location for all the addressing modes allowed for that instruction.
ii	Any one of the two index registers IX or IY.
R	Refresh counter.
R	8-bit value in range <0, 255>
nn	16-bit value in range <0, 65535 >

8-BIT LOAD GROUP 'LD'

SOURCE EXT. ADDR. IMME. IMPLIED REG INDIRECT INDEXED REGISTER (HL) (BC) (DE) (IX+d)(IY+d) (nn) 1 R A В C D Ε Н L n 00 FD 3A 3E 7F 70 CA 7E 7E A ED ED 78 79 7A 78 7 C 7E 1A n n 57 5F đ DD FD 8 47 40 41 42 43 44 45 46 46 46 96 DD FD 4D 4E 4E 4E 0E C 4F 48 49 4A 48 4C 00 FD REGISTER 56 16 D 57 50 51 52 53 54 55 56 56 đ 8 00 FD 1E 5E E 5F 58 59 5A 58 5C 50 5E 5E d ď A DD FD 26 н 67 60 61 62 63 64 65 66 66 66 đ đ A DD FD L 6F 88 69 6A 68 8C 6D 6E 6E 6E 2E đ (HL) 70 72 75 36 DESTINATION 77 71 73 74 REG INDIRECT (BC) 02 (DE) 12 DD 36 d DD DD DD DD DO 00 DD (IX+d) 77 70 71 72 73 74 75 D FD 36 INDEXED FD FD FD FD FD FD FD (IY+d) 77 70 71 7.2 73 74 75 ď đ q, đ d d d 32 EXT. ADDR. (nn) n n ED 47 IMPLIED ED R 4F

8-BIT LOAD GROUP

	Symbolic	Symbolic Flegs					Op-Co	de	No. of	No. of M	No. of T	l				
Mnemonic	Operation	5	Z	I	Н		P/V	N	C	76 543 210	Hex	Bytes	Cycles	States	Coms	ne nts
Dr, s	r - s	•	•	X	•	X	•	•	•	01 r s		1	1	4	f, 8	Reg.
LD≢, n	r n	•	•	X	•	x	•	•	•	00 r 110		2	2	7	000	8
	1			l						- n -			1		001	C
LD r, (HL)	r = (HL)	•	•	X	•	x	•	•	•	01 7 110		1	2	i	010	D
LD r, (IX+d)	r - (IX+d)	•	•	x	•	x	•	•	•	11 011 101	DD	3	5	19	011	E
	1		İ	ĺ						01 r 110		1	1		100	Н
			İ		l				1	- d -	1	1	1		101	ï
LD r, (IY+d)	r (1Y+d)	•	•	x	•	х	•	•	•	11 111 101	FD	3	5	19	1111	Ā
	1				l					01 r 110	'-		-	"		
	1		ł				1			- d -			1		1	
LD (HL), r	(HL) + r	•	•	x		x		•		01 110 r	1	1	2	7	}	
LD (IX+d), r	(IX+d) r		•	x		X	•	•		11 011 101	DD	3	5	19	1	
20 (17.0), 1	112.07	-	1	^	-	^	-	_		01 110 r		•	1	13	ļ	
	1	1	1			l			1	- d -	1		1			
LD (IY+d), r	(IY+d) -r			x		x		•	•	11 111 101	FD	3	5	19	1	
20 (11 40), 1	111707-1	•	-	^	•	^	•	•	•	1	70	,] 3	13		
	İ				}				1	01 110 r					1	
10 (HI) -	(41)		_	U	١_		_		_	- d +	-	1.	1.	1	1	
LD (HL), n	(HL) - n	•	•	X	•	X	•	•	•	00 110 110	36	2	3	10	1	
0.04.4	444.41		_			١.,				- n -		1.		l	1	
LD (1X+d), n	(IX+d) n	•	•	X	•	X	•	•	•	11 011 101	DD	4	5	19	Ì	
	1	1							1	00 110 110	36				l	
					ł				1	- d -					}	
	1	1]		l					- n -			1	ĺ	1	
LD (IY+d), n	(IY+d) n	•	•	X	•	X	•	•	•	11 111 101	FD	4	5	19	1	
	1	1		l		1				90 110 110	36		1		j	
		1	1							- d -			1	ł	l	
	1	l	1		1	l			1	- n -	1		1	ł		
LD A, (BC)	A - (BC)	•	•	X	•	X	•	•	•	00 001 010	OA	1	2	7		
LO A, (DE)	A + (DE)	•	•	X	•	X	•	•	•	00 011 010	1A	1	2	7	ļ	
LD A, (nn)	A (nn)	•	•	X	•	X	•	•	•	00 111 010	3A	3	4	13	1	
		1	1						1	- n -	1		1		ł	
					l	l	1		l	- n -			1	ļ	1	
LO (BC), A	(BC) A	•	•	X	•	X	•	•	•	00 000 010	02	1	2	7	1	
LD (DE), A	(DE)-A	•	•	X	•	X	•	•	•	00 010 010	-12	1	2	7	1	
.D (nn), A	(nn) A	•	•	X	•	x	•	•	•	00 110 010	32	3	4	13	1	
			1		1	1	1		l	- n -				}	1	
	1	Ì	l		ł		1		l	+ n +	1			1		
LD A, I	A-1	1	1	x	0	x	IFF	0		11 101 101	ED	2	2	9		
•		1	'					١		01 010 111	57	1	1		1	
LD A, R	A-R	1	1	x	0	x	IFF	0		11 101 101	ED	2	2	9	1	
•			•	''	1	``	[]	-		01 011 111	5F		1		1	
LD I, A	1 - A		•	x		x				11 101 101	ED	2	2	9	1	
,	1 "	1	1	1	1	1 ^	ľ		٦	01 000 111	47	1	1	•		
.D R. A	R-A			x		x				11 101 101	ED	,			1	
	"-"	١		^	•	^	1	Ī		1	1	2	2	9	1	
	I	1	I	ŀ	l	l	I	t	i	01 001 111	4F	ı	i	1	1	

Notes: r, s meens any of the registers A, B, C, D, E, H, L

IFF the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag

Flag Notation: \bullet = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

1 = 1 = 1 = 1 = 1 s affected according to the result of the operation.

16-BIT LOAD GROUP 'LD' PUSH' AND 'POP'

		,	·			SOURCE			-	, ————		
						REGISTE	:R			MMM. EXT.	EXT. ABOR.	REG. IMBIR.
	_		AF	вс	DE	HĹ ·	SP	ıx	ΙY	n g.	(nn)	(SP)
		AF				·						FI
		ВС								Ø1 n	ED 48 9	C1
	R E G I S T	OE								11 n n	ED 56 a	D1
DESTINATION		HL								21 n n	2A n n	E1
	R	SP				F9		DD F9	FD F9	31 n	ED 78 n	
		IX								D-0 21 n	DO 2A R	90 E1
		ΙΥ			·					FD 21 n	FD 2A n	FD E1
	EXT. ADDR.	(nn)		ED 43 n	ED 53 n	22 n. n	ED 73 n	00 22 n	FD 22 n			
PUSH INSTRUCTIONS	REG. IND.	(SP)	F6	CS	96	E6		DO ES	FD ES			
•								·	· · · · · · · · · · · · · · · · · · ·	·	·	•

NOTE: The Push & Pop Instructions adjust the SP after every execution.

POP I

16-BIT LOAD GROUP

	Symbolic 1	,			FH	es			1	l	Op-C	ode		No. of	No. of M	No. of T		
Maemanic	Operation	S	Z		Н		P/V	N	C	7(Hex	Bytes	Cycles	States		ments
LD dd, nn	dd ← nn	•	•	X	•	X	•	•	•	01	ŋ -			3	3	10	00 01	Pair BC DE
LD IX, nn	IX ← nn	•	•	х	•	x	•	•	•	1	1 011 10 0 100 00 - n -	1	DD 21	4	4	14	10 11	HL SP
LD IY, nn	IY - na	•	•	x	•	x	•	•	•	1 0	1 111 10	1	FD 21	4	4	14		
LD HL, (nn)	H + (nn+1) L + (nn)	•	•	x	•	x	•	•	•	0	- n - 0 101 01 - n -	t	2A	3	5	16		
LD dd, (nn)	dd H + (nn+1) dd L +(nn)	•	•	x	•	x	•	•	•	0	1 101 10 1 dd1 01 - n		ED	4	6	20		
LD IX, (m)	IXH-(nn+1) IXL-(nn)	•	•	x	•	x	•	•	•	1	- n - 1 011 10 01 01 - n -	0	DD 2A	4	6	20		
LD IY, (nn)		•	•	x	•	х	•	•	•		- n - 1 111 10 10 101 01 - n -		FD 2A	4	6	20		
LD (nn), HL	(nn+1) + H (nn) + L	•	•	x	•	x	•	•	•		10 100 01 - n	- 1	22	3	5	16		
LD (nn), dd	(nn+1) + ddH (nn)+ddL	•	•	X	•	X		•	•	(11 101 10 01 dd0 01 - n	11	EO	4	6	20		
LD (nn), IX	(nn+1) + IXH (nn) + IXL	•	•	x	•	x	•	•	•	1	11 011 10 00 100 01 - n		00 22	4	6	20		
LD (nn), IY	(nn+1) + IYH (nn) + IYL	•	•	x	٠	x	•	•	•		11 111 10 00 100 0 - n - n	01	FD 22	4	6	20		
LD SP, HL LD SP, IX	SP - HL SP - IX	:	:	X	:	X	:	:	•	1	11 111 00 11 011 10 11 111 00	01	F9 DD F9	1 2	1 2	6		
LD SP, IY	SP + IY	•	•	x	•	x	•	•	•	1	11 111 1	01	FD F9	2	2	10-	99	Pair
PUSH qq	(SP-2) - qqL (SP-1) - qqH	•	•	X	•	X	•	•	•	1	11 qq0 1			1	3	11	00	BC DE
PUSH IX	(SP-2) - IXL (SP-1) - IXH	•	•	X	•	X	•	•	•	1	11 011 1: 11 100 1:		DD E5	2	4	15	10	HL AF
PUSH IY	(SP-2) + IYL (SP-1) + IYH	•	•	X		X	•	•	•		11 111 1 11 100 1	01.	FD E5	2	4	15		
POP qq	94H + (SP+1)	•	•	X	•	X	•	•	•		11 qq0 0	01		1	3	10		
POP IX	IXH - (SP+1) IXI + (SP)	•		×	•	-x	1.	•	•		11 011 1 11 100 0		DD E1	2	4	14		
POP IY	IYH + (SP+1) IYL + (SP)	•		X		X	1.	•	•	.	11 111 1 11 100 0	01	FD E1	2	4	14		

Notes: dd is any of the register pairs BC, DE, NL, SP qq is any of the register pairs AF, BC, DE, HL (PAIR)_H, {PAIR)_L refer to high order and low order eight bits of the register pair respectively. e.g. BC_L = C, AF_H = A

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag sat, X = flag is unknow 1. flag is affected according to the result of the operation

EXCHANGES 'EX' AND 'EXX'

			IMPLIED AD	DRESSIN	C	
·		AF'	BC', DE' & HL'	HL	IX	IY
	AF	08				
	BC,					
	DE					
MPLIED	&		D9			
	HL					
	DE			EB		
REG.	(SP)			E3	DD	FD
INDIR.					E3	E3

BLOCK TRANSFER GROUP

BLOCK SEARCH GROUP

		,	SOURC REG. INDIR. (HL)	E
DESTINATION	REG.	(DE)	ED AO ED BO	'LDI' — Loed (DE) ← (HL) Inc HL & DE, Dec BC 'LDIR' — Loed (DE) ← (HL) Inc HL & DE, Dec BC, Repeat until BC = 0
	INDIR.		ED A8 ED B8	'LDD' — Load (DE) ← (HL) Dec HL & DE, Dec BC 'LDDR' — Load (DE) ← (HL) Dec HL & DE, Dec BC, Repeat until BC = 0

HL points to source
DE points to destination

BC is byte counter

SEARCH	•
LOCATI	ON
REG.	
INDIR.	
(HT)	
ED	'CPI'
A1	Inc HL, Dec BC
ED	'CPIR' - Inc HL, Dec BC
B1	repeat until BC = 9 or find metch
ED	'C90' D. III C DO
A9	'CPD' Dec HL & BC
ED	'CPDR' - Dec HL & BC
89	Repeat until BC = 0 or find match

HL points to location in memory to be compared with accumulator contents

BC is byte counter

EXCHANGE GROUP AND BLOCK TRANSFER AND SEARCH GROUP

	Symbolic				Flq					1		Op-Co	de	No. of	No. of M	No.of T	1
Mnemonic	Operation	·s	Z		H	-	P/V	N	C	76		210	Hex	Bytes	Cycles	States	Comments
EX DE, HL	DE-HL	•	•	X	•	X	•	•	•	11	101	011	EΒ	1	1	4	
EX AF, AF'	AFAF'	•	•	X	•	X	•	•	•	00	001	000	08	1	1	4	
EXX	HLHL' DEDE' BCBC'	•	•	X	•	X	•	•	•	11	011	001	D9	1	1	4	Register bank and auxiliary register bank exchange
EX (SP), HL	1	•	•	х	•	x	•	•	•	11	100	011	E3	1	5	19	
EX (SP), IX	IXH(SP+1) IXL(SP)	•	•	X	•	x	•	•	•			101 011	DD E3	2	6	23	
EX (SP), IY	IYH(SP+1) IYL(SP)	•	•	x	•	X	• ①	•	•			101 011	FD E3	2	6	23	
LOI	(DE)+(HL) DE + DE+1 HL + HL+1 BC + BC-1	•	•	x	0	×	1	0	•	1		101 000	ED AO	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter (BC)
LDIR	(DE) + (HL) DE + DE+1 HL + HL+1 BC + BC-1 Repeat until BC = 0	•,	•	X	0	X	0	0	•			1 101 0 000	BO	2 2	5	21 16	If BC ≠ 0 If BC = 0
LOD	(DE)-(HL) DE + DE-1 HL + HL-1 BC + BC-1	•	•	×	0	- X *	10	0	•	4		101 000	ED A8	2	4	16	
LDDR	(DE)+(HL) DE + DE-1 HL + HL-1 BC + BC-1 Repeat until BC = 0	•	•	×	0	X	0	0	•			101 1000	ED B8	2 2	5 4	21 16	If BC ≠ 0 If BC = 0
СРІ	A - (HL) HL + HL+1 BC + BC-1	‡	2	x	1	x	1	1	•			1 101 0 001	ED A1	2	4	16	
CPIR	A - (HL) HL HL+1 BC BC-1 Repeat until A = (HL) or BC = 0	‡	2	x	‡	x	1	1	•	1		1 101 0 001	ED B1	2 2	5 4	21 16	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)
CPD	A - (HL) HL - HL-1 BC - BC-1	:	2	x	1	x	100	1	•	1		1 101 1 001	Į.	2	4	16	
CPOR	A - (HL) HL + HL·1 BC + BC·1 Repeat until A = (HL) or BC = 0	*		x	‡	x		1	•			1 101 1 001	1	2 2	5 4	21 16	If BC ≠ 0 and A ≠ (HL) If BC = 0 or A = (HL)

Notes: ① P/V flag is 0 if the result of BC·1 = 0, otherwise P/V = 1 ② Z flag is 1 if A = (HL), otherwise Z = 0.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, 1 = flag is affected according to the result of the operation.

8-BIT ARITHMETIC AND LOGIC

SOURCE

			REGIST	ER ADDF	ESSING			REG. INDIR.	IND	IMMED.	
	A	8	E	D	E	н	L	(HL)	(IX+d)	(IY+d)	
							<u> </u>		00	FD	
'ADD'	87	80	81	82	83	84	85	86	86	86	C6
							1	1	d	d	
									00	FD	
ADD w CARRY	8F	88	89	8.8	88	8C	8D	8E	8E	8E	CE
'ADC'				l			<u>l</u>	<u> </u>	d	d	n
									DD	FD	
SUBTRACT	97	90	91	92	93	94	95	96	96	96	D6
'SUB'									d	d	А
									OD	FD	
SUB w CARRY	9F	58	99	SA	9B	9C	9D	9E	9E	9E	DE
.28C,	I				İ		İ		d	d	n
									DD	FO	
'AND'	A7	A0	A1	A2	A3	M	A5	A6	A6	A6	E6
		ļ	l					1	d	d	n
**************************************			1						DD	FD	
'XOR'	AF	AB	A9	AA	AB	AC	AD	AE	AE	AE	EE
		1	l	Ì	1				d	d	n
· · · · · · · · · · · · · · · · · · ·									00	FD	
'OR'	87	BO	81	82	83	84	B5	36	86	86	F6
			l	l		l	1		d	d	n
			†						00	FD	
COMPARE	9F	88	89	BA	88	BC	BD	88	BE	BE	FE
'CP'	l		1			1.			d	d	n
			 					1	DD	FD	T
INCREMENT	30	04	OC.	14	10	24	2C	34	34	34	
'INC'			1		1	1	1		d	ď	
-		 	 	 	†	†	†	1	00	FD	1
DECREMENT	30	06	00	15	10	25	20	35	35	35	1
'DEC'				1	1 '-	1		1	d	l d	1

8-BIT ARITHMETIC AND LOGICAL GROUP

	Symbolic	1			Fla	gs				Op-Ced	B	No. of	No.of M	No.of T	[
Mnemonic	Operation	S	Z		H		P/V	N	C	76 543 210	Hex	Bytes	Cycles	States	Commen	ts
ADD A, r	A - A+r	1	1	Х	1	Х	V	0.	1	10 000 r		1	1	4	r	Reg.
ADD A, n	A - A+n	1	1	х	1	X	V	0	1	11 000 110		2	2	7	000	В
							İ			+ n +				1	001	C
								l							010	D
ADD A, (HL)	A + A+(HL)		1	X		X	V	0		10 000 110		1	2	7	011	E
ADD A, (IX+d)	A - A+(IX+d)	1	1	X		X	V	0	1	11 011 101	00	3	5	19	100	н
		ĺ	1	1		ĺ	1			10 000 110				1	101	L
			ĺ		1		1			+ d +					111	Α
ADD A, (IY+d)	A - A+(IY+d)		1	x	:	X	V	0	1	11 111 101	FD	3	5	19		
			1	1		l			1	10 000 110		Ì		1		
		l	1		١.		1		1	- d -		l				
ADC A, s	A - A+s+CY	1	1	X	1	х	V	0	1	001]			s is any o	of r, n,
SUB s	A+A-s	1		X	1	×	V	1	1	010					(HL), (IX	(+d),
SBC A, s	A+A-s-CY		1	х	:	х	l v	1	1	011					(IY+d) as	shown for
AND s	A-A A S		1	X	;	X	P	0	0	100				ļ	ADD inst	ruction
ORs	A-Avs	1	1	X		X	P	0	0	[110]			1		The indic	ated bits
XOR s	A+À⊕s	1	1	X		Х	Р	0	0	[101]			l		replace #	ne <u>[000]</u> in
CP s	Á-s	1	;	X	1	X	V	1		(111)				Ì	the ADD	set above.
INCr	r + r + 1	1		X		X	V	0	•	00 r [100]		1	1	4		
INC (HL)	(HL)+(HL)+1		1	Х		X	V	0	•	00 110 100		1	3	11		
INC (IX+d)	(IX+d) +	1	1	X	1	X	V	0	•	11 011 101	00	3	6	23		
	(IX+d)+1				İ				1	00 110 100						
			ļ	1				1	l	+ d +						
INC (IY+d)	(IY+d) +		1	X		X	V	0	•	11 111 101	FD	3	6	23		
	(IY+d)+1		1	Ì	ļ				l	00 110 100						
		1	İ		1	1	1	i	l	- d -				-		
DEC s	s - s · 1	1		X		X	V	1	•	[101]					s is any o	f r, (HL),
		1		1	ļ			1	l					İ	(IX+d), (IY+d) as
		1	1	l	ł			l	l					1	shown fo	r INC.
		1	1											1	DEC sam	e format
	1	1			1			1						1	and state	s as INC.
														1	Replace [100 with
			1										1		101 in O	P Code

Notes: The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P symbol indicates parity. V = 1 means overflow, V = 0 means not overflow, P = 1 means parity of the result is even, P = 0 means parity of the result is odd.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.

‡ = flag is affected according to the result of the operation.

GENERAL PURPOSE AF OPERATIONS

Decimal Adjust Acc, 'DAA'	27
Complement Acc, 'CPL'	2F
Negate Acc, 'NEG' (2's complement)	ED 44
Complement Carry Flag, 'CCF'	3F
Set Carry Flag, 'SCF'	37

MISCELLANEOUS CPU CONTROL

'NOP'	00
'HALT'	76
DISABLE INT '(DI)'	F3
ENABLE INT '(EI)'	FB
SET INT MODE 0	ED
'IM 0' -	46
SET INT MODE 1	ED
'IM 1'	56
SET INT MODE 2	. ED
'IM 2'	5E
SET INT MODE 0 'IM 0' SET INT MODE 1 'IM 1' SET INT MODE 2	ED 46 ED 56 ED

8080A MODE

RESTART TO LOCATION 0038H
INDIRECT CALL USING REGISTER
I AND 8 BITS FROM INTERRUPTING
DEVICE AS A POINTER.

GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

	Symbolic				Fla	gs				١	0	p-Coc	e	No. of	No. of M	No. of T	
Mnemonic	Operation	S	Z	Г	H		P/V	N	C	76	543	210	Hex	Bytes	Cycles	States	Comments
DAA	Converts acc,	1	1	X	1	X	P	•	1	00	100	111	27	1	1	4	Decimal adjust
	content into	•	'		`			1		1							accumulater
	packed BCD		Ì	l						1					1		
	following add		1							1							
	or subtract		1	1				l				1				1	
	with packed			l	ĺ									1			
	BCD operands			i	ł				1					1			
CPL	A + A	•	•	X	1	X	•	1	•	00	101	111	2F	1	1	4	Complement
			1			l	ļ	1	-					ł			accumulator
			1	Ì	l	ł				1				į.		1	(One's complement
NEG	A - A+1	1	1	X	1	X	V	1	1	111	101	101	ED	2	2	8	Negate acc, (two's
				l	`		1			01	000	100	44	ł	1		complement)
CCF	CY - CY	•	•	x	X	X.	•	0		00	111	111	3F	1	1	4	Complement carry
			1	1	l	l .	l		ļ								flag
SCF	CY-1	•	•	X	0	X	•	0	1	00	110	111	37	1	1	4	Set carry flag
NOP	No operation	•	•	x	•	x	•	•		00	000	000	00	1	1	4	
HALT	CPU halted	•	•	X	•	X	•	•	•	01	110	110	76	1	1	4	
DI	IFF - 0	•	•	X	•	x	•	•		11	110	011	F3	1	1	4	
EI	IFF + 1	•	•	X	•	x	•	•	•	11	111	011	FB	1	- 1	4	
M O	Set interrupt	•	•	X	•	X	•	•		11	101	101	ED	2	2	8	
	mode 0		l	'		'	ŀ			01	000	110	46			1	
M 1	Set interrupt		•	x	•	x	•			111	101	101	EĐ	2	2	8	
•	mode 1			"		''	ł			01	010	110	56				
M 2	Set interrupt		•	x	•	x	•	•		11	101	101	. ED	2	2	8	
	mode 2			"	1	"		l		01	011	110	5E				

Notes: IFF indicates the interrupt enable flip-flop

CY indicates the carry flip-flop.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

‡ = flag is affected according to the result of the operation.

16-BIT ARITHMETIC

SOURCE

		BC	DE	ML	37	IX	ΙY
	HL	09	19	25	39-		
'ADD'	ΙX	DD 09	DO 19		DD 30	0B 29	
	IY	FD 00	FD 19		FD 39		FD 29
ADD WITH CARRY AND SET FLAGS 'ADC'	HL	ED 4A	ED 5A	ED 6A	ED 7A		
SUB WITH CARRY AND SET FLAGS 'SBC'	HL	ED 42	ED 52	E0 62	ED 72		
INCREMENT 'INC'		03	13	73	33	DD 23	FD 23
DECREMENT 'DEC'		08	18	28	38	DO 28	FD 28

DESTINATION

16-BIT ARITHMETIC GROUP

	Symbolic	1			Fle	g s					0	p-Cod	e	No. of	No.of M	No.of T		
Mnemonic	Operation	\$	Z		H		P/V	N	C	76	543	218	Hex	Bytes	Cycles	States	Comm	nenti
DD HL ss	HL - HL+ss	•	•	X	X	X	•	0	1	00	251	001		1	3	11	\$\$	Reg.
			ļ						'								00	BC
ADC HL. ss	HL - HL+ss+CY	1		x	x	х	v	0		11	101	101	ED	2	4	15	01	DE
100112, 2		١.	1							01	ss 1	010			1		19	HL
			l				1								1		11	SP
BC HL, ss	HL + HL-ss-CY		1	x	x	х	v	1	1	111	101	101	ED	2	4	15		
		١,	١.	``	· · ·	1	ľ		'	1	* 0		İ		1	1		
ADD IX, pp.	IX + IX + pp			x	x	x		0	•	1.		101	00	2	4	15	рр	Reg.
TOO IX, pp	I'A I'A PP			"	l "	``	l		١.	1		001			1	1	00	BC
		1			1										1		01	DE
			1		1		1	1	1	1						1	10	ΙX
				1	١		1							1	1	1	11	SP
ADD IY, rr	IY + IY + II			x	x	x		0		111	111	101	FD	2	4	15	ır	Reg.
וו טעא, וו	11 - 11 - 11	-		1^	^	^	-	"	١.	1	rr1		''	1	Γ	1	00	BC
					1		1	l	1	۳		•••			1	1	01	DE
			1		1	1	1	1		,					1	l	10	IY
	1				1		Ì								1		11	SF
		1_			١.		١.	١.	_	000		011	l	١.	1.	6	''	3,
NC ss	ss - ss + 1	•	•	X	•	X	•	•	•	1	250			2	1	10	•	
NCIX	IX - IX+1	•	•	X	•	X	•	•	•	1		101	00	12	2	10		
		L			1		İ	1		17.		011	23	1_	L	1	1	
INC IY	IY - IY+1	•	•	X	•	X	•	•	•	1		101	FD	2	P	10		
		1	İ		1	1	1	1		1		011	23	1	1	١.	1	
DEC ss	ss - ss · 1	•	•	X	•	X	•	•	•	00	ss1	011	1	1	11	6	1	
DECIX	IX - IX - 1	•	•	. X	•	X	•	•	•	11	011	101	00	2	2	10		
							1	1		00	10	011	28		1			
DECIY	IY - IY-1	•	•	X	•	X	•	•		11	111	i ióf	FD	2	2	10		
	l				1	1	1	1		00	10	011	2B		1			

Notes: ss is any of the register pairs BC, DE, HL, SP pp is any of the register pairs BC, DE, IX, SP rr is any of the register pairs BC, DE, IY, SP.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown.

‡ = flag is affected according to the result of the operation.


ROTATES AND SHIFTS

Source and Destination

	A	8	С	D	E	н	L	(HL)	II X+d)	(I Y+d)
'RLC'	CB 07	CB	CB 01	CB 02	CB 03	CB 04	CB 05	C8 06	DD CB	FD CB d
'RRC'	CB OF	CB 08	C8 09	C8 OA	CB 08	CB OC	CB OD	CB OE	06 DD C8	D6 FD CB
'RL'	CB 17	CB	CB	CB 12	CB	CB	CB	CB 16	OE DD CB	OE FD CB
'RR'	CB 1F	CE 18	CB 19	СВ	СВ	СВ	СВ	СВ	16 DD CB	16 FD CB
'SLA'	СВ	СВ	СВ	1A CB	18 CB	1C CB	1D CB	1E*	d 1E DD CB	d 1E FD CB
	27 CB	20 CB	21 CB	22 CB	23 CB	24 CB	25 CB	26 C8	d 26 DD CB	d 26 FD CB
'SRA'	2F	28	29	2A	28	2C	20	2E	d 2E DD	d 2E FD
'SRL'	CB 3F	CB 38	CB 39	CB 3A	CB 3B	3C	CB 3D	CB 3E	CB d 3E	CB d 3E
'ALD'								ED 6F ED		
'ARD'								67		

TYPE OF ROTATE OR SHIFT

	A
'RLCA'	0 7
'RRCA'	DF
'RLA'	17
'RRA'	1F



ROTATE AND SHIFT GROUP

	Symbolic	L			Ft	8 5				Op-Cod	•	No.of	No.of	No.of	
Mnemonic	Operation	s	z		н		P/ V	N	c	76 543 210	Hex	Bytes	M Cycles	T States	Comments
RLCA	[CY→ [7→0]→ A	•	•	x	0	x	•	0		00 000 111	07	1	1	4	Rotate left circular accumulator
RLA	CY 7 7 A	•	•	x	0	x	•	0	:	00 010 111	17	1	1	4	Rotate left accumulator
RRCA	7 - O CY	•	•	x	0	x	•	0	1	00 001 111	OF	1	1	4	Rotate right circular accumulator
RRA	- 7 0 - CY A	•	•	x	0	x,	٠	0	,	00 011 111	1F	1	1	4	Rotate right accumulator
RLCr		;	;	x	0	x	P	0	1	11 001 011 00 000 r	СВ	2	2	8	Rotate left circular register r
RLC (HL)			,	x	0	x	P	0	1	11 001 011 00 000 110	СВ	2	4	15	r Reg. 000 B 001 C
RLC (IX+d)	r,(HL),(IX+d),(IY+d)	;	•	x	0	x	P	0	1	11 011 101 11 001 011 + d + 00 000 110	CB	4	6	23	010 D 011 E 100 H
RLC (IY+d)			,	x	0	x	P	0		11 111 101 11 001 011 - d -	FD CB	4	6	23	111 A
RLs	CY → 7→0→ s ≡ r,(HL),(IX+d),(IY+d)	,	,	x	0	x	P	0	1	00 <u>000</u> 110 010					Instruction format and states are as shown for RLC's. To form new
RRCs	5 = r,(HL),(IX+d),(IY+d)	*	*	×	0	x	P	0		<u>(001)</u>		-			Op-Code replace 000 of RLC's with shown
RRs	$\begin{array}{c} \begin{array}{c} & & & \\ & & & \\ & & \\ & & \\ \end{array} \\ s \equiv r_{\cdot}(HL)_{\cdot}(IX+d)_{\cdot}(IY+d) \end{array}$			x	0	×	P	0	1	011)					code
SLA s	$CY \longrightarrow 7 \longrightarrow 0$ $s \equiv r, (HL), (IX+d), (IY+d)$;	1	x	0	x	P	0	1	100					
SRA s	$ \begin{array}{c} 7 \longrightarrow 0 \longrightarrow CY \\ s \equiv r, (HL), (IX+d), (IY+d) \end{array} $		1	x	0	x	P	0	*	[101]					
SALs	$0 \leftarrow \overrightarrow{l} \rightarrow \overrightarrow{l} \rightarrow \overrightarrow{l}$ $s \equiv r, (HL), (IX+d), (IY+d)$		1	x	0	x	P	0	*	[11]					
RLD	A 7-43-0 7-43-0(HL			x	0	x	P	0	•	11 101 101 01 101 111	ED 6F	2	5	18	Rotate digit left and right between the accumulator
RAD	А <u>7-43-0</u> (Н.		•	x	0	x	P	0	•	11 101 101 01 100 111	ED 67	2	5	18	and location (HL). The content of the upper half of the accumulator is unaffected

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, \$\dagger\$ = flag is affected according to the result of the operation.

BIT MANIPULATION GROUP

				REG	ISTER A	DRESSIN	G		REG.	INE	EXED
	BIT	A	8	С	D	E	Н	L	(HL)	(IX+d)	(IY+d)
	0	C8	CB 40	CB 41	CB 42	CB 43	CB 44	CB 45	CB 46	DD CB d 46	FD CB d
	1	CB 4F	CB 48	CB 49	CB 4A	CB 4B	CB 4C	CB 4D	CB 4E	CB d	FD CB
	2	СВ	CB 50	CB 51	CB 52	CB 53	CB 54	CB 55	C8 56	DD CB d	FD CB d
	3	57 CB	СВ	СВ	СВ	CB	СВ	СВ	СВ	DD CB	FD CB d
TEST 'BIT'		5F CB	58 CB	59 CB	5A CB	58 CB	5C CB	CB	SE CB	5E DD CB	5€ FD CB
	4	67 CB	60 CB	61 CB	62 CB	63 CB	64 CB	65 CB	66 CB	66 DD CB	66 FD CB
	5	6F CB	68 CB	69 CB	6A CB	68 CB	6C CB	6D CB	6E CB	d 6E DD CB	6E FD CB
	6	77	70	71	72	73	74	75	76	76 DD	76 FD
	7	7F	78	79	7A	7B	7C	7D	7E	7E	CB d 7E FD CB
	0	CB 87	CB 80	CB 81	C8 82	CB 83	CB 84	CB 85	CB 86	CB d 86	86
	1	CB 8F	CB 88	C8 89	CB 8A	CB 8B	CB 8C	CB 8D	CB 8E	DD CB d	CB d 8F
	2	CB 97	C8 90	CB 91	CB 92	CB 93	CB 94	CB 95	CB 96	0.0 C B	PD CB a
	3	CB 9F	СВ	СВ	СВ	СВ	CB 9C	CS 9D	CB 9E	96 DD CB	96 FD CB d
RESET BIT	4	СВ	98 CB	99 C8	GB CB	98 CB	СВ	СВ	СВ	DD CB	FD CB
'RES'	5	CB	A0 CB	CB	CB	CB	CB	A5 CB	CB	DD CB	FD CB
		AF CB	A8 CB	A9 CB	CB	A8 CB	CB	AD CB	AE CB	DD CB	AE FD CB
	6	87 CB	B0 CB	B1 CB	B2 CB	83 CB	B4 CB	85 CB	86 CB	86 DD	B6 FD CB
	7	BF	B8	B9	ВА	88	BC	8D	BE	CB d BE	d BE
	0	CB C7	CB	CB C1	CB C2	CB C3	CB C4	CB C5	CB C6	C6	FD CB d C6
	1	CB CF	CB C8	CB C9	CB CA	CB CB	CC	CB CD	CB CE	DD CB d CE	FD CB d CE
	2	CB 07	CB D0	C8 D1	C8 02	CB D3	CB D4	CB D5	C8 06	DD C 8	FD CB d D6
SET	3	CB DF	CB D8	CB D9	CB DA	CB DB	CB DC	CB DD	CB DE	D6 DD CB	FD CB d
BIT 'SET'	4	CB E7	CB EO	CB E1	CB E2	CB E3	CB E4	CB E5	CB E6	DE DD CB	FD CB
	5	CB EF	CB E8	CB E9	СВ	СВ	СВ	СВ	CB EE	6 DD CB d	FD CB
	6	CB	СВ	СВ	CB	CB	CB	CB CE	СВ	DD CB	FD CB
		F7 CB	F0 CB	F1 CB	F2 CB	F3 CB	F4 CB	F5 CB	F6 CB	F6 DD CB	F6 FD CB
	7	FF	F8	F9	FA	FB	FC	FD	FE	d FE	d FE

BIT SET, RESET AND TEST GROUP

	Symbolic				Fle	gs					0	p-Cod	le	No. of	No.ef M	Na.of T		
Mnemonic _	Operation	S	Z		Н		P/V	N	C	76	543	210	Hex	Bytes	Cycles	States	Comment	•
BIT b, r	Z - 7b	X		Х	1	X	Х	0	•	11	001	011	CB	2	2	8	ī	Reg.
										01	b	r			1		000	В
BIT b. (FL)	Z - (HL)b	X	;	Х	1	X	X	0	•	11	J 01	011	CB	2	3	12	001	C
										01	b	110					010	D
BIT b, #X+d)b	Z - (IX+d)b	X	1	Х	1	X	Х	0	•	1	011		00	4	5	20	011	E
										11	001	011	CB	1	į		100	Н
										-	đ	-			l		101	L
										01	þ	110					111	A
										1				1			<u>b</u>	Bit Tested
BTb, (IY+d)b	Z - (1Y+d)b	X		X	1	X	X	0	•	1	111		FD	4	5	20	000	0
										11	001	011	CB				001	1
										-	d	•			l		010	2
										01	b	110			ĺ		011	3
														ĺ			100	4
														1	i		101	5
																	110	6
															L		111	1
SET b, r	rb - 1	•	•	X	•	X	•	•	•		001		CB	2	2	8		
												r		_	L			
SET b, (HL)	(HL)b - 1	•	•	X	•	X	•	•	•		001		CB	2	P	15		
										Œ		110			1_			
SET b, (IX+d)	(IX+d)b - 1	•	•	X	•	X	•	•	•	1	011	1	00	4	6	23		
	l									111	001	011	CB					
										-	d	-						
SET b, (IY+d)	(IY+d)b - 1			x		J				Ш	В 111	110						
3E 0, (T+0)	111+01P - 1	•	•	X	•	X	•	•	•	1		101	FO CB	4	6	23		
										"	001 d	011	LB	l				
										11	_	110						
										ш	U	110		1				
RES b. s	sb - 0									10				ļ	Ì		To form n	a N
1120,3	s≡r. (HL).									2				ļ	į		Code repla	
	(IX+d).													l			of SET b.	
	(IX+d)																10 Flags	
									Ì	1							states for	
										1							instruction	
		ľ			1	ı	1		,	ı				1	!	1		•

Notes: The notation sb indicates bit b (0 to 7) or location s.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, \ddagger = flag is affected according to the result of the operation.

JUMP GROUP

CONDITION

			UN- CONO.	CARRY	NON CARRY	ZENO	NON ZERO	PARITY EVEN	PARITY 000	SIGN NEG.	SIGN POS.	REG. B≠0
JUMP 'JP'	IMMED. EXT.	nn	C3 * n	B B)2 -	e u	C2 n	EA II O	12	FA R D	F2 # 1	
JUMP 'JP'	RELATIVE	PC+e	18 e-2	38 e - 2	30 e-2	28 e - 2	20 e-2					
JUMP 'JP'		(HL)	£9									
MWL AL	REG. * INDIR.	(IX)	DD E9									
Jumb .16.		(IY)	FD E9									
DECREMENT B, JUMP IF NON ZERO 'DNJZ'	RELATIVE	PC+e										10 e - 2

JUMP GROUP

	Symbolic				FI	egs				1	()p-Co	de	No. of	No.of M	No.of T	1
Mnemonic	Operation	\$	Z		H		P/V	N	C	70	543	210	Hex		Cycles	States	Comments
JP na	PC + nn	•	•	X	•	X	•	•	•	11	000	011	C3	3	3	10	
					1	İ	1			-	n	•				1	
			1	l	1	l	1		1	-	n	•		1	ļ		cc Condition
JP cc, nn	If condition cc	•	•	X	•	X	•	•	•	11	CC	010		3	3	10	000 NZ non zero
	is true PC + nn,			ļ		İ	1			-	n	•			ļ		001 Z zero
	otherwise			ŀ	ļ	l	1	ĺ	1	-	n	•		1			010 NC non carry
	continue		1	1	}	1			l							l	011 C carry
				1	1	l	Ì										100 PO parity odd
					1	1			1					1			101 PE parity even
10 -	20 20		1			١								1	l		110 P sign positive
JR e	PC + PC + e	•	•	X	•	X	•	•	•			000	18	2	3	12	111 M sign negative
JR C, e	40-0			١.,		۱.,	1_			1	e-2	•		1_		l	
Jn C, E	If C = 0,	•	•	X	•	X	•	•	•	1		000	38	2	2	7	If condition not met
	If C = 1.					1				-	e -2	•		_			
	PC - PC+e			ł	l		1			1				2	3	12	If condition is met
JR NC, e	If C = 1.	•		x		x	_					000	30	2	١.	!_	
J. 140, C	continue		-	^		^		•	•	1	e-2	000	30	2	2	7	If condition not met
	If C = 0,		į						i	-	£.7	-		2	3	12	Maria de la
	PC - PC+e		1		ł	ŀ	1			İ				4	3	12	If condition is met
JR Z, e	If Z = 0	•		x		x				00	101	000	28	2	2	,	If condition not met
,	continue									1	e-2	+		1 *	*	"	in condition not met
	If Z = 1.				1		1	1			••			2	3	12	If condition is met
	PC - PC+e					ľ	1	ļ						-	١	''	in condition is met
JR NZ, e	If Z = 1,	•	9	x	•	X	•	•	•	00	100	000	20	2	2	7	If condition not met
	continue	•		•			1		1		e-2	-		Ī .	_		
	If Z = 0,				İ		l					i		2	3	12	If condition is met
	PC - PC+e													_	-	1	
JP (HL)	PC + HL	•	*	X	•	y	ů.		•	11	101	001	E9	1	1	4	
	!															!	
JP (IX)	PC - IX	•	*	Х	e-	Х	9	6	•	11	011	101	DD	2	2	8	
									Ì	11	101	001	E9				
JP (iY)	PC - IY	•	•	X	•	X	•	*	•	!		101	FD	2	2	8	
										11	101	001	€9				ĺ
DJNZ, e	B - B-1																
•	If B = 0.	•	•	X	•	X	•	•	•	1	010		10	2	2	8	If B = 0
	continue									-	e-2	-					
	continus									1							1
	If B ≠ 0.	i												,	,	12	4040
	PC - PC+e													2	3	13	If B ≠ 0
	1. 2 . 5.6			1	1		1		1	ı		1	1	i i			

Notes: e represents the extension in the relative addressing mode.

e is a signed two's complement number in the range \leq 126, 129>

e-2 in the op-code provides an effective address of pc+e as PC is incremented by 2 prior to the addition of e.

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

‡ = flag is affected according to the result of the operation.

CALL AND RETURN GROUP

CONDITION

			UN- COND.	CARRY	NON CARRY	ZERO	NON ZERO	PARITY EVEN	PARITY 000	SIGN NEG.	SIGN POS.	REG. B≠0
'CALL'	IMMED. EXT.	nn	CD n	DC n	D4 n	CC n	C4 R	EC n	E4 n	FC n	F4 n	
RETURN 'RET'	REGISTER INDIR.	(SP) (SP+1)	CS	08	De	CS	Ce	E8	EO	F8	FO	
RETURN FROM INT/RETI	REGISTER INDIR.	(SP) (SP+1)	ED 4D									
RETURN FROM NON MASKABLE INT 'RETN'	REGISTER INDIR.	(SP) (SP+1)	ED 45									

NOTE – CERTAIN FLAGS HAVÉ MORÉ THAN ONE PURPOSE. REFER TO Z80-CPU TECHNICAL MANUAL FOR DETAILS.

RESTART GROUP

		OP	
		CODE	
	0000 _H	C7	'RST 0'
	0008 _H	CF	'RST 8'
C A L	0010 _H	D7	'RST 16'
L	0018 _H	DF	'RST 24'
D D R	0020 _H	E7	'RST 32'
E S S	0028 _H	EF	'RST 40'
	0030 _H	F7	'RST 48'
	0038H	FF	'RST 56'

CALL AND RETURN GROUP

	Symbolic	1			Fla	gs				1	0	p-Co	de	No. of	M to on	Ne.of T	1
Mnemonic	Operation	\$	Z	F	H		P/V	N	C	76	543	210	Hex	Bytes	Cycles	States	Comments
CALL nn	(\$P-1) - PCH	•	•	X	•	X	•	•	•	11	001	101	CD	3	5	17	
	(SP-2) - PCL				l					-	n	-		1			
	PC + nn			ļ						-	n	•			-		
				1													
CALL cc, no	If condition	•	•	X	•	X	•	•	•	11	CC	100		3	3	10	If cc is false
	cc is false						1			-	n	•		1_	1_	l	
	continue,			Ì			1			-	n	-		3	5	17	If cc is true
	otherwise														1		
	same as		1							1							
	CALLnn					ł								į.	1	1	
DET	PC. + (SP)			¥		¥				11	ណា	001	C9	1,	3	10	
NE:		ł	-	1		^				''		٠.		1	1	1.	
	1. OH (01.1)														Ì	1	
RET cc	If condition		•	X	•	X.	•	• *	•	11	CC	000		1	1	5	If cc is false
	cc is false			1					Ì							1	
	continue,				1									1	3	11	If cc is true
	otherwise		l	l	1		1								ļ		cc Condition
	same as						1								1		000 NZ non zero
	RET						1	1							1	l	001 Z zero
				}												1	1 1
RETI	1	•	•	X	•	X	•	•	•	1			1	2	4	14	1 - 1
		1			1	l				1			t		١.	l	
RETN		•	•	X	•	X	•	•	•				t .	12	4	114	
	1	ĺ			1			1		יש	000	101	45				1
	interrupt															l	111 M sign negative
DCT a	(SD 1) - DC.					١,				١.,		111			1,	1,,	
nsip	(SP.2) - PCH			^	-	^		-	-	١.,		, , ,		'	,	l''	1
					1	İ									1		
	PC - D	ļ				1		1	1				l			1	
	1 7													1	1	Ì	t p
	i					}									l	1	000 00H
		1						1								I	001 08H
	ļ				1			Ι.	-								010 10H
	1							^									011 18H
	1				1					1						1	100 20H
	1															1	101 28H
					1												1
	ļ	1	1			1			1	1				1	1	ļ	111 38H
RET CC RETI RETN¹ RST p	continue, otherwise same as	•	•	x		x x x				11 01 11 01	101 001 101 000	101	ED 4D 45			1	If cc is true cc Condition 000 NZ non ze 001 Z zero 010 NC non ca 011 C carry 100 PO parity 110 PE parity 110 P sign pc 111 M sign ne t p 000 00H 001 08H 010 10H 011 18H 100 20H 101 28H 110 30H

¹ RETN loads IFF2 - IFF1

Flag Notation: • = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown, ‡ = flag is affected according to the result of the operation.

INPUT GROUP

PORT ADDRESS REG. IMMED. INDIR. (C) n R 06 EΟ Α Ε 78 G ED 8 40 A ED ε D. 48 0 ED INPUT 'IN' D 50 R Ε ED Ε S 58 s ED Н 60 ı N ΕD L 68 'INI' - INPUT & ΕD Inc HL, Dec B A2 'INIR' - INP, Inc HL, ED Dec B, REPEAT IF B#0 REG. В2 **BLOCK INPUT** (HL) 'IND' - INPUT & INDIR COMMANDS ΕD Dec HL, Dec B AΑ 'INDR' - INPUT, Dec HL ΕĐ Dec B, REPEAT IF B#0 8A

OUTPUT GROUP

SOURCE

				REG. IND.							
			Α.	8	С	D	E	н	L	(HL)	
'OUT'	IMMED.	n	D3 n								
001	REG. IND.	(C)	ED 79	ED 41	ED 49	ED 51	ED 59	ED 61	ED 69		
'OUTI' - OUTPUT Inc HL, Dec b	REG. IND.	(C)								ED A3	
'OTIR' - OUTPUT, Inc HL, Dec B, REPEAT IF B#0	REG.	(C)								ED B3	BLOCK
'OUTD' - OUTPUT Dec HL Dec B	REG.	(C)								ED AB	OUTPUT
'OTDR'-OUTPUT, Dec HL Dec B, REPEAT IF B ≠ 0	REG.	(C)								ED BB	

PORT DESTINATION ADDRESS

INPUT

DESTINATION

INPUT AND OUTPUT GROUP

	Symbolic	1			F	tags				1		Op-C	ode	No.of	No.of M	No.of T	1
Mnemonic	Operation	S	Z		H	1	P/V	N	C	71	5 54	3 210		Bytes'	Cycles	States	Comments
IN A. (n)	A - (n)	•	•	X	•	X	•	•	•	11	01	011	DB	2.	3	11	n to A ₀ ~ A ₇
IN r. (C)	r - (C)		1.	X	1	x	P	0		11		- 1 101	ΕD	2	3	12	Acc to Ag ~ A15
• • • •	if r = 110 only	'	'	"	'	`	`	•		1	r	000		1	13	12	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
	the flags will	1													I		0 10 78 715
	be affected						1			Ì							
1411	(44)		0		١	l									}		
INI	(HL) - (C) B + B 1	X	;	X	X	X	X	1	•	1	_	101	ED	2	4	16	C to A ₀ ~ A ₇
	HL + HL+1					-				10	100	010	A2				B to A ₈ ~ A ₁₅
INIR	(HL) - (C)	x	1	x	x	x	x	,		11	101	101	£D	2	5	21	C
	B - B - 1			''	"	"	"	ľ		1		010	B2		(If B # 0)	21	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
	HL - HL+1										• • •			2	4	16	010 78 715
	Repeat until									Ì					(If B = 0)	1	
	B = 0					•			l								
IND	(HL) - (C)	x	1											1.			
140	B + B · 1	^	1	X	X	X	Х	1	•	1		101 010	ED	2	4	16	C to A0 ~ A7
	HL - HL-1									10	101	010	AA				B to A8 ~ A15
INDR	(HL) - (C)	х	1	х	x	x	х	1	•	11	101	101	ED	2	5	21	C to A0 ~ A7
	B + B · 1									1		010	BA	1	(If B # 0)	• '	B to A8 ~ A15
	HL - HL-1		١.							ł				2	4	16	
	Repeat untii											- 1			(If B = 0)		
OUT (n), A	B = 0 (n) + A	•		х	•	x		•						<u> </u>	_		
001 ijii, A	"	•	ľ	^		^		•	•	11	010	ווט	03	2	3	11	n to A ₀ ~ A ₇
OUT (C), r	(C) + r	•	•	X	•	x	•	•	•	11	101	101	ED	2	3	12	Acc to A ₈ ~ A ₁₅ C to A ₀ ~ A ₇
											ſ	001		[B to A8 ~ A15
			\mathfrak{O}														0 115
OUTI	(C) + (HL)	X	1	X	X	X	X	1	•	ì	101		ED	2	4	16	C to A ₀ ~ A ₇
	B + B 1 HL + HL+1						ı			10	100	011	A3				8 to A ₈ ~ A ₁₅
OTIR	(C) - (HL)	x	1	х	х	x	x	1	•	11	101	101	ED	2		22	0
	B - B - 1			^	^		^	٠			110	- 1	B3	1 :	5 (If B ≠ 0)	21	C to A ₀ ~ A ₇ B to A ₈ ~ A ₁₅
	HL - HL+1											1		2	4	16	0 10 78 715
	Repeat until			·								- 1			(If B = 0)		
	B.= 0			1			ı					ı					
ОТО	(C) - (HL)	x	0					.						_			
0015	B + B - 1	^-	*	X	X	X	X	1	•		101	- 1	ED	2	4	16	C to A ₀ ~ A ₇
	HL - HL-1				i		l			10	101	011	AB				B to A ₈ ~ A ₁₅
OTDR	(C) + (HL)	x	1	x	x	x	x	1	•	11	101	101	ED	2	5	21	C to A ₀ ~ A ₇
	8 - B - 1					Ì					111	- 1	BB	1 1	(If B # 0)		B to A ₈ ~ A ₁₅
	HL + HL-1														4	16	
	Repeat until						l	l				1			(If B = 0)		
j	B = 0	1	1	1	1	- 1	- 1	-				ļ					

Notes: ① If the result of B - 1 is zero the Z flag is set, otherwise it is reset.

Flag Notation: ● = flag not affected, 0 = flag reset, 1 = flag set, X = flag is unknown,

‡ = flag is affected according to the result of the operation.

Z80-CPU INSTRUCTIONS SORTED BY OP-CODE

OBJ CODE	SOURCE STATEMENT
ου	NOP
018405	LD BC,NN
02	LD (BC) A
03	INC BC
04	INC B
05	DEC B
0620	LD B.N
07	RLCA
08	EX AF, AF'
09	ADD HL.BC
0A	LD A,(BC)
0B	DEC BC
OC	INC C
0D	DEC C
0E 20	LD C,N
OF	RRCA
102E	DJNZ DIS
118405	LD DE,NN
12	LD (DE),A
13	INC DE
14	INC D
15	DEC D
1620	LD D,N
17	RLA
182E	JR DIS
19	ADD HL,DE
1A	LD A,(DE)
18	DEC DE
1C	INC E
1D	DEC E
1E20	LD E,N
1F	RRA
202E	JR NZ,DIS
218405	LD HL,NN
228405	LD (NN),HL
23	INC HL INC H
24	
25	DEC H
2620	LD H,N
27	DAA

282E	JR Z,DIS
29	ADD HL,HL
2A8405	LD HL,(NN)
2B	DEC HL
2C	INC L
2D	DEC L
2E 20	LD L,N
2F	CPL
302E	JR NC,DIS
318405	LD SP,NN
328405	LD (NN),A
33	INC SP
34	INC (HL)
35	DEC (HL)
3620	LD (HL),N
37	SCF
382E	JR C,DIS
39	ADD HL,SP
3A8405	LD A,(NN)
3B	DEC SP
3C	INC A
3D	DEC A
3E20	LD A,N
3F	CCF
40	LD B,B
41	LD B,C
42	LD B,D
43	LD B,E
44	LD B,H,NN
45	LD B,L
46	LD B,(HL)
47	LD-B,A
48	LD C,B
49	LD C,C LD C,D
4A	בט כ,ט
4B	LD C,E
4C	LD C,H
4D	LD C,L
4E	LD C,(HL)
4F	LD C,A
50	LD D,B
51 52	LD D,C
52 53	LD D,D
53	LD D,E
54	LD D,H
55 56	LD D,L
56	LD D,(HL)
57	LD D,A

58	LD E,B
59	LD E.C
5A	LD E,D
5B	LD E,E
5C	LD E,H
5D	LD E,L
5 E	LD E,(HL)
5F	LD E,A
60	LD H,B
61 62	LD H,C LD H,D
63	LD H,E
64	LD H,H
65	LD H,L
66	LD H,(HL)
67	LD H,A
68	LD L.B
69	LD L,C
6A	LD L.D
6B	LD L,E
6C	LD L,H
6D	LD L,L
6E	LD L,(HL)
6F	LD L,A
70	LD (HL),B
71 72	LD (HL),C
72	LD (HL),D LD (HL),E
74	LD (HL),H
75	LD (HL),L
76	HALT
77	LD (HL),A
78	LD A.B
79	LD A,C
7A	LD A,D
7B	LD A,E
7C	LD A,H
7D	LD A,L
7E	LD A, (HL)
7F	LD A,A
80	ADD A,B
81	ADD A,C
82	ADD A.D
83	ADD A,E ADD A,H
84 85	ADD A,L
86	ADD A,L ADD A,(HL)
87	ADD A,(NE)
	755 7,7

_		
Г	88	ADC A,B
ı	89	ADC A,C
ı		ADC A,C
ı	8A	ADC A,D
	8.B	ADC A,E
	8C	ADC A,H
ı	8D	ADC A,L
ı	8E	ADC A,(HL)
ı	8F	ADC A,A
ì		
ı	90	SUB B
ı	91	SUB C
ı	92	SUB D
ı	93	SUB E
ı	94	SUB H
		_
ı	95	SUB L
ı	96	SUB (HL)
	97	SUB A
ł	98	SBC A,B
	99	SBC A,C
ı	9A	SBC A,D
		SBC A,E
ı	9B	SDC A,E
ı	9C	SBC A,H
ı	9D	SBC A,L
	9E	SBC A,(HL)
ı	9F	SBC A.A
	A0	AND B
ľ		AND C
ı	A1	
ı	A2	AND D
	A3	AND E
ı	A4	AND H
ı	A5	AND L
	A6	AND (HL)
ı	A7	AND A
		The state of the s
ı	A8	XOR B
	A9	XOR C
	AA	XOR D
Ĭ	AB	XOR E
ı	AC	XOR H
	AD	XOR L
	AE	
ı		XOR (HL)
ı	AF	XOR A
ı	B0	OR B
ı	B1	QR C
	B2	OR D
	B3	OR E
i	B4	
		OR H
	B 5	OR L
	B6	OR (HL)
ı	B7	OR A
h		

B8	CP B
B9	CP C
BA	CP D
88	CP E
BC	CP H
BD	CP L
BE	CP (HL)
BF	CP A
CO	RETNZ
C1	POP BC
C28405	JP NZ,NN
C38405	JP NN CALL NZ.NN
C48405	PUSH BC
C5 C620	ADD A.N
C620	RST O
C8	RET Z
C9	RET
CA8405	JP Z,NN
CC8405	ÇALL Z,NN
CD8405	CALL NN
CE 20	ADC A,N
ĊF	RST 8
D0	RET NC
D1	POP DE
D28405	JP NC,NN
D320	OUT (N),A
D48405	CALL NC,NN
D5	PUSH DE
D620	SUB N
D7	RST 10H
D8	RETC
D9	EXX
DA8405	JP C,NN
DB20	IN A,(N)
DC8405	CALL C,NN
DE 20	SBC A,N
DF	RST 18H
EO	RET PO
E1	POP HL JP PO,NN
E 28405	EX (SP),HL
E3	CALL PO,NN
E48405 E5	PUSH HL
E620	AND N
E7	RST 20H
E8	RET PE
E9	JP (HL)

EA8405	JP PE,NN
EB	EX DE,HL
EC8405	CALL PE,NN
EE20	XOR N
EF	RST 28H
F0	RETP
F1	POP AF
F28405	JP P.NN
	•
F3	DI
F48405	CALL P,NN
F5	PUSH AF
F620	OR N
F7	RST 30H
F8	RETM
F9	LD SP,HL
FA8405	JP M.NN
FB	EI
FC8405	CALL M,NN
FE20	CP N
FF	RST 38H
CB00	RLC B
CB01	RLCC
CB02	RLCD
CB03	RLCE
CB04	RLC H
CB05	RLC L
CB06	RLC (HL)
CB07	RLC A
CB08	RRC B
CB09	RRCC
CB0A	RRC D
CBOB	RRC E
CB0C	RRC H
CB0D	RRC L
CB0E	RRC (HL)
CBOF	RRC A
CB10	RLB
CB11	RLC
CB12	
	RL D
CB13	RLE
CB14	RL H
CB15	RLL
CB16	RL (HL)
CB17	RL A
CB18	RR B
CB19	RR C
CB1A	RR D
CB1B	RRE

CB1C	RR H
CB1D	RR L
CB1E	RR (HL)
CB1F	RR A
CB20	SLA B
CB21	SLA C
CB22	SLA D
CB23	SLA E
CB24	SLA H
CB25	SLA L
CB26	SLA (HL)
CB27	SLA A
CB28	SRA B
CB29	SRA C
CB2A	SRA D
CB2B	SRA E
CB2C	SRA H
CB2D	SRA L
CB2E	SRA (HL)
CB2F	SRA A
CB38	SRL B
CB39	SRL C
CB3A	SRL D
CB3B	SRLE
CB3C	SRL H
CB3D	SRLL
CB3E	SRL (HL)
CB3F	SRL A
CB40	BIT O.B
CB41	BIT O,C
CB42	BIT 0,D
CB43	BIT OE
CB44	BIT O,H
CB45	BIT O.L
CB46	BIT O,(HL)
CB47	BIT 0,A BIT 1,B
CB48	BIT 1,B
CB49	BII I,C
CB4A	BIT 1,D BIT 1,E
CB4B	BIT 1,E
CB4C	BIT 1,L
CB4D CB4E	BIT 1/LII
	BIT 1,(HL) BIT 1,A
CB4F CB50	BIT 2,B
CB51	BIT 2,C
CB52	BIT 2,D
CB52	BIT 2,E
دوی	D11 4,L

CB54	BIT 2,H
CB55	BIT 2.L
CB56	BIT 2,(HL)
CB57	BIT 2,A
CB58	BIT 3,B
CB59	BIT 3,C
CB5A	BIT 3,D
CB5B	BIT 3,E
CB5C	BIT 3,H
CB5D	BIT 3.L
CB5E	BIT 3,(HL)
CB5F	BIT 3,A
CB60	BIT 4,B
CB61	BIT 4,C
CB62	BIT 4,D
CB63	BIT 4,E
CB64	BIT 4,H
CB65	BIT 4,L
CB66	BIT 4,(HL)
CB67	BIT 4,A
CB68	BIT 5,B
CB69	BIT 5,C
CB6A	BIT 5,D
CB6B	BIT 5,E
CB6C	BIT 5,H
CB6D	BIT 5,L
CB6E	BIT 5,(HL)
CB6F	BIT 5,A
CB70	BIT 6.B
CB71	BIT 6,C
CB72	BIT 6,D
CB73	BIT 6.E
CB74	BIT 6,H
CB75	BIT 6,L
CB76	BIT 6,(HL)
CB77	BIT 6,A
CB78	BIT 7,B
CB79	BIT 7,C
CB7A	BIT 7,D
CB7B	BIT 7,E
CB7C	BIT 7,H
CB7D	BIT 7.L
CB7E	BIT 7,(HL)
CB7F	BIT 7,A
CB80	RES O,B
CB81	RES O.C
CB82	RES O,D
CB83	RES O.E

CB84	RES 0,H
CB85	RES O,L
CB86	RES O, (HL)
CB87	RES 0,A
CB88	RES 1,B
CB89	RES 1,C
CB8A	RES 1,D
CB8B	RES 1,E
CB8C	RES 1,H
CB8D	RES 1,L
CB8E	RES 1,(HL)
CB8F	RES 1,A
CB90	RES 2,B
CB91	RES 2,C
CB92	RES 2,D
CB93	RES 2,E
CB94	RES 2,H
CB95	RÉS 2,L
CB96	RES 2,(HL)
CB97	RES 2,A
CB98	RES 3,B
CB99	RES 3,C
CB9A	RES 3,D
CB9B CB9C	RES 3,E RES 3,H
CB9D	RES 3,L
CB9E	RES 3,(HL)
CB9F	RES 3,A
CBA0	RES 4,B
CBA1	RES 4,C
CBA2	RES 4,D
CBA3	RES 4,E
CBA4	RES 4,H
CBA5	RES 4,L
CBA6	RES 4,(HL)
CBA7	RES 4,A
CBA8	RES 5 B
CBA9	RES 5,C
CBAA	RES 5,D
CBAB	RES 5,E
CBAC	RES 5,H
CBAD	RES 5,L
CBAE	RES 5,(HL)
CBAF	RES 5,A
CBB0	RES 6,B
CBB1	RES 6,C
CBB2	RES 6,D
CBB3	RES 6,E

CBB4	RES 6,H
CBB5	RES 6,L
CBB6	RES 6,(HL)
	RES 6,A
CBB7	HE3 0,A
CBB8	RES 7,B
CBB9	RES 7,C
CBBA	RES 7,D
CBBB	RES 7,E
CBBC	RES 7,H
CBBD	RES 7.L
CBBE	RES 7.(HL)
CBBF	RES 7,A
CBC0	SET O,B
CBCU	SET O.C
CBC1 CBC2	SET 0,D
CBCZ	SET U,D
CBC3	SET O.E
CBC4	SET O,H
CBC5	SET O.L
CBC6	SET 0,(HL)
CBC7	SET 0,A
CBC8	SET 1,B
CBC9	SET 1,C
CBCA	SET 1 D
CBCB	SET 1,E
CBCC	SET 1,H
CBCD	SET 1,L
	SET 1,(HL)
CBCE	SET 1,(HL)
CBCF	SET 1,A
CBD0	SET 2,B
CBD1	SET 2,C
CBD2	SET 2,D
CBD3	SET 2,E
CBD4	SET 2,H
CBD5	SET 2,L
CBD6	SET 2,(HL)
CBD7	SET 2 A
	SET 2,A SET 3,B
CBD8	9E 1 3,B
ČBD9	SET 3,C
CBDA	SET 3,D
CBDB	SET 3,E
CBDC	SET 3,H
CBDD	SET 3,L
CBDE	SET 3,(HL)
CBDF	SET 3,A
CBE0	SET 4,B
CBE1	SET 4,C
	SET 4,D
ÇBE2	
CBE3	SET 4,E

CBE4	SET 4,H
CBE5	SET 4,L
CBE6	SET 4,(HL)
CBE7	SET 4,A
CBE8	SET 5,B
CBE9	SET 5,C
CBEA	SET 5,D
CBER	SET 5,E
CBEC	SET 5,H
CBED	SET 5,L
CBEE	SET 5,(HL)
CBEF	SET 5,A
CBF0	SET 6,B
CBF1	SET 6,C
CBF2	SET 6,D
	SET O,D
CBF3	SET 6.E
CBF4	SET 6,H
CBF5	SET 6,L
CBF6	SET 6,(HL)
CBF7	SET 6,A SET 7,B
CBF8	SET 7,B
GBF9	SET 7,C
CBFA	SET 7,D
CBFB	SET 7,E
CBFC	SET 7,H
CBFD	SET 7,L
CBFE	SET 7,(HL)
CBFF	SET 7,A
DD09	ADD IX,BC
DD19	ADD IX,DE
DD218405	LD IX,NN
DD228405	LD (NN),IX
DD23	INC IX
DD29	ADD IX,IX
DD2A8405	LD IX, (NN)
DD2B	DECIX
DQ3405	INC (IX+d)
DD3505	DEC (IX+d)
DD360520	LD (IX+d),N
DD300320	ADD IX,SP
DD4605	LD B,(IX+d)
DD4E05	LD C,(IX+d)
DD5605	LD D,(IX+d)
DD5E05	LD E,(IX+d)
DD6605	LD H,(IX+d)
DD6E05	LD L (IX+q)
DD7005	LD (IX+d),B
DD7105	LD (IX+d),C

DD7205	LD (IX+d) D
DD7305	LD (IX+d),E
ÓD7405	LD (IX+d).H
DD7505	LD (IX+d) L
DD7705	LD (IX+d).A
DD7F05	LD A,(IX+d)
DD7605	
	ADD A,(IX+d)
DD8E05	ADC A,(IX+d)
DD9605	SUB (IX+d)
DD9E05	SBC A,(IX+d)
DDA605	AND (IX+d)
DDAE05	XOR (IX+d)
DD8605	OR (IX+d)
DDBE05	CP (IX+d)
DDE1	POP IX
DDE3	EX (SP),IX
DDE5	PUSH IX
DDE9	JP (IX)
DDF9	LD SP,IX
DDCB0506	RLC (IX+d)
DDCB050E	RRC (IX+d)
DDCB0516	RL (IX+d)
DDCB051E	RR (IX+d)
DDCB0526	SLA (IX+d)
DDCB052E	SRA (IX+d)
DDCB052E	SRL (IX+d)
DDCB0546	BIT 0,(1X+d)
DDCB054E	BIT 1,(IX+d)
DDCB054E	BIT 2,(IX+d)
DDCB055E	BIT 3,(IX+d)
	DIT 4 (17 14)
DDCB0566	BIT 4,(IX+d)
DDCB056E	BIT 5,(IX+d)
DDCB0576	BIT 6,(IX+d)
DDCB057E	BIT 7,(IX+d)
DDCB0586	RES 0,(IX+d)
DDCB058E	RES 1,(IX+d)
DDCB0596	RES 2,(IX+d)
DDCB059E	RES $3/(IX+d)$
DDCB05A6	RES 4,(IX+d)
DDCB05AE	RES 5,(IX+d)
DDCB05B6	RES 6,(IX+d)
DDCB05BE	RES 7,(IX+d)
DDCB05C6	SET O,(IX+d)
DDCB05CE	SET 1,(IX+d)
DDCB05D6	SET 2 (IX+d)
DDCB05DE	SET 3,(IX+d)
DDCB05E6	SET 4,(IX+d)
	SET 4,(IATO)
DDCB05EE	SET 5,(IX+d)

DDCB05F6	SET 6,(IX+d)
DDCB05FE	SET 7,(IX+d)
ED40	IN B,(C)
ED41	OUT (C),B
ED42	SBC HL,BC
ED438405	LD (NN) BC
ED44	NEG
ED45	RETN
ED46	IM 0
ED47	LDIA
ED48	IN C,(C)
ED49	OUT (C),C
ED4A	ADC HL,BC
ED4B8405	LD BC,(NN)
ED4D	RETI
ED50	IN D,(C)
ED51	OUT (C),D
ED52	SBC HL,DE
ED538405	LD (NN),DE
ED550405	IM 1
ED57	LD A.I
ED58	IN E,(C)
	OUT (C),E
ED59	ADC HL,DE
ED5A	LD DE,(NN)
ED5B8405 ED5E	IM 2
ED60 ED61	IN H,(C) OUT (C),H
ED62	SBC HL,HL
ED67	RRD
ED68	IN L,(C)
ED69	OUT (C),L
ED6A	ADC HL,HL
ED6F	RLD
ED72	SBC HL,SP
ED738405	LD (NN),SP
ED738403	IN A,(C)
ED79	OUT (C),A
ED7A	ADC HL,SP
ED7B8405	LD SP.(NN)
	LD SP,(MM)
EDA0	CPI
EDA1	_
EDA2	INI
EDA3	OUTI
EDA8	LDD
EDA9	CPD
EDAA	IND
EDAB	OUTD

EDB0	LDIR
EDB1	CPIR
EDB2	INIR
EDB3	OTIR
EDB8	LDDR
EDB9	CPDR
EDBA	INDR
EDBB	OTDR
FD09	ADD IY,BC
FD19	ADD.IY.DE
FD218405	LD IY,NN
FD228405	LD (NN),IY
FD23	INCIY
FD29	ADD IY IY
FD2A8405	LD IY,(NN)
FD2B	DECIY
FD3405	INC (IY+d)
FD3505	DEC (IY+d)
FD360520	LD (IY+d),N
FD39	ADD IY,SP
FD4605	LD B,(IY+d)
FD4E05	LD C,(IY+d)
FD5605	LD D,(IY+d)
FD5E05	LD E,(IY+d)
FD6605	LD H,(IY+d)
FD6E05	LD L,(IY+d)
FD7005	LD (IY+d),B
FD7105	LD (IY+d),C
FD7205	LD (IY+d),D
FD7305	LD (IY+d),E
FD7405	LD (IY+d),H
FD7505	LD (IY+d),L
FD7705	A,(b+YI) DJ
FD7E05	LD A,(IY+d)
FD8605	ADD A,(IY+d)
FD8E05	ADC A,(IY+d)
FD9605	SUB (IY+d)
FD9E05	SBC A,(IY+d)
FDA605	AND (IY+d)
FDAE05	XOR (IY+d)
FDB605	OR (IY+d)
FDBE05	CP (IY+d)
FDE1	POPIY
FDE3	EX (SP),IY
FDE5	PUSH IY
FDE9	JP (IY)
FDF9	LD SP,IY
FDCB0506	RLC (IY+d)

FDCB050E	RRC (IY+d)
FDCB0516	RL (IY+d)
FDCB051E	RR (IY+d)
FDCB0526	SLA (IY+d)
FDCB052E	SRA (IY+d)
FDCB053E	SRL (IY+d)
FDCB0546	BIT 0,(IY+d)
FDCB054E	BIT 1,(IY+d)
FDCB0556	BIT 2,(IY+d)
FDCB055E	BIT 3,(IY+d)
FDCB0566	BIT 4,(IY+d)
FDCB056E	BIT 5,(IY+d)
FDCB0576	BIT 6,(IY+d)
FDCB057E	BIT 7,(IY+d)
FDCB0586	RES O,(IY+d)
FDCB058E	RES 1,(IY+d)
FDCB0596	RES 2,(IY+d)
FDCB059E	RES 3,(IY+d)
FDCB05A6	RES $4,(1Y+d)$
FDCB05AE	RES 5 (IY+d)
FDCB05B6	RES 6, (IY+d)
F,DCB05BE	RES 7,(IY+d)
FDCB05C6	SET 0,(IY+d)
FDCB05CE	SET 1,(IY+d)
FDCB05D6	SET 2,(IY+d)
FDCB05DE	SET 3,(IY+d)
FDCB05E6	SET 4,(IY+d)
FDCB05EE	SET 5,(IY+d)
FDCB05F6	SET 6,(IY+d)
FDCB05FE	SET 7,(IY+d)
	the same of the sa

Z80-CPU INSTRUCTIONS SORTED BY MNEMONIC

OBJ CODE	SOURCE STATEMENT
8E	ADC A,(HL)
DD8E05	ADC A,(IX+d)
FD8E05	ADC A,(IY+d)
8F	ADC A,A

· 88	ADC A,B
89	ADC A,C
8A	ADC A,D
8B	ADC A.E
8C	ADC A,H
8D	ADC A,L
CE20	ADC A,N
ED4A	ADC HL,BC
ED5A	ADC HL,DE
	ADC HE,DE
ED6A	ADC HL,HL
ED7A	ADC HL,SP
86	ADD A,(HL)
DD8605	ADD A,(IX+d)
FD8605	ADD A,(IY+d)
87	ADD A,A
80	ADD A,B
	· ·
81	ADD A,C
82	ADD A,D
83	ADD A,E
84	ADD A,H
85	ADD A.L
C620	ADD A.N
09	•
	ADD HL,BC
19	ADD HL,DE
29	ADD HL,HL
39	ADD HL,SP
DD09	ADD IX,BC
DD19	ADD IX,DE
DD29	ADD IX,IX
DD39	ADD IX,SP
FD09	ADD IY,BC
FD19	ADD IY,DE
FD29	ADD IY,IY
FD39	ADD IY,IY ADD IY,SP
A6	AND (HL)
DDA605	AND (IX+d)
	•
FDA605	AND (IY+d)
A7	AND A
A0	AND B
A1	AND C
A2	AND D
A3	AND E
A4	-
	AND H
A5	AND L
E620	AND N
CB46	BIT O,(HL)
DDCB0546	BIT 0,(IX+d)
FDCB0546	BIT O,(IY+d)
7 0000046	טווט,(ווזיטן

CB47	BIT O.A
CB40	BIT O,B
CB41	BIT O,C
CB42	BIT O,D
CB43	BIT O.E
CB44	BIT O,H
CB45	BIT O,L
CB4E	BIT 1,(HL)
DDCB054E	BIT 1,(IX+d)
FDCB054E	BIT 1,(IY+d)
CB4F	BIT 1,A
BC48	BIT 1,B
	BIT 1,C
CB49	BIT I,C
CB4A	BIT 1,D
CB4B	BIT 1,E
CB4C	BIT 1,H
CB4D	BIT 1,L
CB56	BIT 2,(HL)
DDCB0556	BIT 2,(IX+d)
FDCB0556	BIT 2,(IY+d)
CB57	BIT 2,A
CB50	BIT 2,B
CB51	BIT 2,C
CB52	BIT 2,D
CB53	BIT. 2,E
CB54	RIT 2 H
CB55	BIT 2.L BIT 3,(HL)
CB5E	BIT 3,(HL)
DDCB055E	BIT 3,(IX+d)
FDCB055E	BIT 3,(IY+d)
CB5F	BIT 3,A
CB58	BIT 3,B
CB59	BIT 3,C
CB5A	BIT 3,D
i e e e e e e e e e e e e e e e e e e e	BIT 3,E
CB5B	DII 3,E
CB5C	BIT 3,H
CB5D	BIT 3,L
CB66	BIT 4,(HL)
DDCB0566	BIT 4,(IX+d)
FDCB0566	BIT 4,(IY+d)
CB67	BIT 4,A
CB60	BIT 4,B
CB61	BIT 4,C
CB62	BIT 4,D
CB63	BIT 4,E
CB64	BIT 4,H
CB65	BIT 4,L
CB6E	BIT 5,(HL)

DDCB056E	BIT 5,(IX+d)
FDCB056€	BIT 5 (IY+d)
CB6F	BIT 5,A
CB68	BIT 5,B
CB69	BIT 5,C
CB6A	BIT 5,D
CB6B	BIT 5,E
CB6C	BIT 5,H
CB6D	BIT 5,L
CB76	BIT 6,(HL)
DDCB0576	BIT 6,(IX+d)
FDCB0576	BIT 6,(IY+d)
CB77	BIT 6,A
CB70	BIT 6,B
CB71	BIT 6,C
CB72	BIT 6,D
CB73	BIT 6,E
CB74	BIT 6,H
CB75	BIT 6,L
CB7E	BIT 7,(HL)
DDCB057E	BIT 7,(IX+d)
FDCB057E	BIT 7,(IY+d)
CB7F	BIT 7.A
CB78	BIT 7,B
CB79	BIT 7.C
CB7A	BIT 7,D
CB78	BIT 7,E
CB7C	BIT 7,H
CB7D	BIT 7,L
DC8405	CALL C,NN
FC8405	CALL M,NN
D48405	CALL NC,NN
CD8405	CALL NN
C48405	CALL NZ,NN
F48405	CALL P,NN
EC8405	CALL PE,NN
E48405	CALL PO,NN
CC8405	CALL Z,NN
3F	CCF CD (NL)
BE	CP (HL)
DDBE05 FDBE05	CP (IX+d) CP (IY+d)
BF	CP (I V +d)
B8	CP B
B9	CP C
BA	CP D
BB	CPE
BC	CP H
, JC	, ~ ! !!

BD	CP L
FE20	CP N
EDA9	CPD
EDB9	CPDR
EDA1	CPI
EDB1	CPIR
2F 27	CPL DAA
35	DEC (HL)
DD3505	DEC (IX+d)
FD3505	DEC (IY+d)
3D	DEC A
05	DEC B
0B	DEC BC
0D	DEC C
15	DEC D
18	DEC DE
1D	DEC E
25	DEC H
2B	DEC HL
DD2B FD2B	DECIX
2D	DECL
3B	DEC SP
F3	DI
102E	DJNZ DIS
FB	EJ
E3	EX (SP),HL
DDE3	EX (SP),IX
FDE3	EX (SP),ÍY
08	EX AF, AF
EB	EX DE HL
D9	EXX HALT
76 ED46	IM 0
ED56	IM 1
ED5E	IM 2
ED78	IN A,(C)
DB20	IN A,(N)
ED40	IN B,(C)
ED48	IN C,(C)
ED50	IN D,(C)
ED58	IN E,(C)
ED60	IN H,(C)
ED68	IN L,(C)
34 DD3405	INC (HL) INC (IX+d)
FD3405	INC (IX+d)
FD3403	וושק (ודיט)

3C INC A 04 INC B 03 INC BC 0C INC C 14 INC D 13 INC DE 1C INC E 24 INC H 23 INC IX FD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INDR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IX) FDE9 JP (IY) DA8405 JP N,NN C28405 JP N,NN C28405 JP N,NN C28405 JP N,NN C28405 JP N,NN C28405 JP P,NN C28405 JP P,NN E28405 JP P,NN E28405 JP P,NN E28405 JP PO,NN C38405 JP PO,NN C38405 JP Z,NN S382E JR C,DIS 182E JR DIS 302E JR NC,DIS 202E JR NZ,DIS 2		
04 INC B 03 INC BC 0C INC C 14 INC D 13 INC DE 11 INC DE 11 INC DE 12 INC H 23 INC IX FD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INDR EDBA INDR EDBA INDR EDBA INF EDBA	3C	INC A
03 INC BC 0C INC C 14 INC D 13 INC DE 1C INC E 24 INC H 23 HNC HL DD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INDR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IX) FDE9 JP (IY) DA8405 JP NN C28405 JP NN C28405 JP NN C28405 JP NN C28405 JP NN C28405 JP P,NN E28405 JP P,NN E28405 JP PP,NN E28405 JP PP,NN E28405 JP PO,NN C38405 JP PO,NN C38405 JP RN,N S28E JR C,DIS 182E JR DIS 302E JR NC,DIS 202E JR NC,DI	04	
OC INC C 14 INC D 13 INC DE 1C INC E 24 INC H 23 HNC HL DD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INDR EDBA INDR EDBA INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IX) FDE9 JP (IY) DA8405 JP N,NN C28405 JP NC,NN C38405 JP NC,NN C38405 JP NN C28405 JP NN C28405 JP NN C28405 JP P,NN E28405 JP P,NN E28405 JP PO,NN C38405 JP PO,NN C38405 JP PO,NN C38405 JP PO,NN C38405 JP PO,NN C38405 JP PO,NN C38405 JP PO,NN C28405 JP PO,NN E28405 JP PO,NN E28405 JP PO,NN E28405 JP PO,NN C48405 JP Z,NN 382E JR C,DIS 302E JR NC,DIS 202E JR NC,D	03	INC BC
13 INC DE 1C INC E 24 INC H 23 HNC HL DD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INIR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP NC, NN C38405 JP NC, NN C38405 JP NC, NN C28405 JP NN C28405 JP NN C28405 JP NN C28405 JP NN C28405 JP P,NN E28405 JP P,NN E28405 JP P,NN E28405 JP PO,NN C38405 JP PO,NN C38405 JP PO,NN C38405 JP Z,NN 382E JR C,DIS 182E JR DIS 302E JR NC,DIS 202E JR NC,DIS 202E JR NC,DIS 202E JR NC,DIS 202E JR NC,DIS 202E JR NC,DIS 202 LD (BC),A 12 LD (HL),A 77 LD (HL),A 77 LD (HL),C 72 LD (HL),D 73 LD (HL),C 74 LD (HL),H 75 LD (HL),L 3620 LD (IX+d),A DD7705 LD (IX+d),B DD7705 LD (IX+d),B DD7105 LD (IX+d),B DD7105 LD (IX+d),C	OC	
13 INC DE 1C INC E 24 INC H 23 HNC HL DD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INDR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP NC,NN C38405 JP NC,NN C38405 JP NC,NN C38405 JP NC,NN C38405 JP NN C28405 JP NN C28405 JP NN C28405 JP NN C28405 JP NN E28405 JP P,NN E28405 JP P,NN E28405 JP P,NN E28405 JP PO,NN CA8405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR DIS 302E JR NC,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202 LD (BC),A 12 LD (HL),A 77 LD (HL),A 77 LD (HL),C 72 LD (HL),D 73 LD (HL),C 74 LD (HL),H 75 LD (HL),H 75 LD (HL),H 75 LD (HL),H 76 LD (HL),H 77 LD (HL),H 78 LD (HL),H 79 LD (H	14	INC D
1C INC E 24 INC H 23 HNC HL DD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP NC,NN C38405 JP NC,NN C38405 JP NC,NN C38405 JP NN C28405 JP NN C28405 JP NN C28405 JP NN C28405 JP NN E28405 JP P,NN E28405 JP P,NN E28405 JP P,NN E28405 JP PO,NN C38405 JP PO,NN C38405 JP PO,NN C38405 JP Z,NN 382E JR C,DIS 182E JR DIS 302E JR NC,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202 LD (BC),A 12 LD (HL),A 77 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),C 74 LD (HL),L 3620 LD (IX+d),A DD7705 LD (IX+d),B DD7105 LD (IX+d),B DD7105 LD (IX+d),B DD7105 LD (IX+d),C	13	
24 INC H 23 HNC HL DD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDBA INIR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP NC, NN C38405 JP NC, NN C38405 JP NC, NN C28405 JP NN C28405 JP NN C28405 JP NN C28405 JP NN E28405 JP P, NN E28405 JP P, NN E28405 JP P, NN E28405 JP PO, NN C38405 JP PO, NN C38405 JP Z, NN E28405 JP Z, NN E28405 JP Z, NN E28405 JP Z, NN E28405 JP Z, NN E28405 JP Z, NN E28405 JP Z, NN E28405 JP Z, NN E28405 JP Z, NN E28405 JP C, DIS E28405 JP C, DIS E28405 JR C, DIS E28405 JR C, DIS E28405 JR C, DIS E28405 JR DIS E28405 JR DIS E28405 JR DIS E28405 JR DIS E28405 JR DIS E28405 JR DIS E28405 JR DIS E28405 JR DIS E28405 JR DIS E28405 JR DIS E28405 JR NC, DIS E28405 JR DIS E28405		
23 HNC HL DD23 INC IX FD23 INC IY 2C INC L 33 INC SP EDAA IND EDBA INDR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP N,NN D28405 JP NC,NN C38405 JP NC,NN C28405 JP NZ,NN F28405 JP NN C28405 JP NN C28405 JP NN C28405 JP NN C28405 JP NN E28405 JP NN E28405 JP P,NN E28405 JP P,NN E28405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR DIS 302E JR NC,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202 LD (BC),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),C 74 LD (HL),L 3620 LD (IX+d),A DD7705 LD (IX+d),B DD7705 LD (IX+d),B DD7105 LD (IX+d),C		
DD23		
FD23 INC IY C INC L 33 INC SP EDAA IND EDBA INDR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP N,NN D28405 JP NC,NN C38405 JP NZ,NN F28405 JP NN C28465 JP NZ,NN F28405 JP P,NN E28405 JP P,NN E28405 JP PO,NN E28405 JP PO,NN E28405 JP PO,NN E28405 JP Z,NN 382E JR C,DIS 182E JR C,DIS 182E JR DIS 302E JR NC,DIS 202E JR NZ,DIS 2	i e	
2C INC L 33 INC SP EDAA IND EDBA INDR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C,NN FA8405 JP NC,NN C28405 JP NZ,NN F28405 JP NZ,NN E28405 JP NZ,NN E28405 JP P,NN E28405 JP P,NN E28405 JP P,NN E28405 JP P,NN E28405 JP P,NN E28405 JP P,NN E28405 JP P,NN E28405 JP P,NN E28405 JP P,NN E28405 JP Z,NN 382E JR C,DIS 182E JR DIS 302E JR NC,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202 LD (BC),A 12 LD (HL),A 77 LD (HL),B 71 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),D 74 LD (HL),L 3620 LD (IX+d),A DD7705 LD (IX+d),B DD7105 LD (IX+d),B DD7105 LD (IX+d),B DD7105 LD (IX+d),C		
33 INC SP EDAA IND EDBA INDR EDBA INDR EDB2 INIR E9 JP (HL) DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C,NN FA8405 JP NC, NN C38405 JP NC, NN C38405 JP NZ, NN F28405 JP NZ, NN F28405 JP P,NN EA8405 JP P,NN EA8405 JP P,NN EA8405 JP P,NN EA8405 JP P,NN EA8405 JP P,NN EA8405 JP P,NN EA8405 JP P,NN EA8405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR DIS 302E JR NC,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202E JR NZ,DIS 202 LD (BC),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),L 15 LD (HL),L 16 LD (HL),L 175	SC	INC L
EDBA		
EDBA	EDAA	IND
EDB2		INDR
EDB2	EDA2	INI
E9		
DDE9 JP (IX) FDE9 JP (IY) DA8405 JP C,NN FA8405 JP M,NN D28405 JP NC,NN C38405 JP NZ,NN F28405 JP NZ,NN F28405 JP P,NN EA8405 JP P,NN EA8405 JP PO,NN CA8405 JP PO,NN CA8405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR NC,DIS 202E JR NZ,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (HL),A 77 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),C 75 LD (HL),H 75 LD (HL),H 75 LD (HL),H 75 LD (HL),L 3620 LD (IX+d),A DD7705 LD (IX+d),B DD7105 LD (IX+d),B LD (IX+d),C		
FDE9 DA8405 JP (IY) DA8405 JP C,NN FA8405 JP NC,NN C38405 JP NZ,NN F28405 JP PZ,NN EA8405 JP PE,NN EA8405 JP PO,NN CA8405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR C,DIS 182E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),C 75 LD (HL),L MD (HL),L MD (HL),L LD (HL),L	DDE9	JP (IX)
DA8405 FA8405 JP C,NN FA8405 JP M,NN D28405 JP NC,NN C38405 JP NZ,NN F28405 JP P,NN EA8405 JP PE,NN E28405 JP PE,NN E28405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR C,DIS 202E JR NZ,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),E LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A LD (IX+d),A LD (IX+d),B LD (IX+d),B LD (IX+d),C		
FA8405 JP M,NN D28405 JP NC,NN C38405 JP NZ,NN F28405 JP P,NN EA8405 JP P,NN EA8405 JP PE,NN E28405 JP PE,NN E28405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),L 75 LD (HL),L 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7705 LD (IX+d),B DD7105 LD (IX+d),C		
D28405 JP NC,NN C38405 JP NN C28405 JP NZ,NN F28405 JP P,NN EA8405 JP P,NN EA8405 JP PE,NN E28405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),B 71 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),L 75 LD (HL),L 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7105 LD (IX+d),B LD (IX+d),C	FA8405	
C38405 JP NN C28405 JP NZ,NN F28405 JP P,NN EA8405 JP PE,NN E28405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR NZ,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),L 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7105 LD (IX+d),B LD (IX+d),C		
C28405 JP NZ,NN F28405 JP P,NN EA8405 JP PE,NN E28405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),L 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7105 LD (IX+d),B LD (IX+d),C	C38405	
F28405 EA8405 F28405 F28405 F28405 F28405 F28405 F28405 F28405 F28405 F382E F38 C,DIS F382E F38 C,DIS F382E F38 C,DIS F382E F38 C,DIS F382E F38 C,DIS F382E F38 C,DIS F38 C,DIS F38 C,DIS F38 C,DIS F38 C,DIS F38 C,DIS F38 C,DIS F38 C,DIS F38 C,DIS F38 C,DIS F38 C,DIS F88 C,DIS		
EA8405 JP PE,NN E28405 JP PO,NN CA8405 JP Z,NN 382E JR C,DIS 182E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 72 LD (HL),C 73 LD (HL),L 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		
E28405 CA8405 JP PO,NN 382E JR C,DIS 182E JR NC,DIS 302E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),C 74 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7105 LD (IX+d),B LD (IX+d),C	E A8405	
CA8405 JP Z,NN 382E JR C,DIS 182E JR DIS 302E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),E 74 LD (HL),H 75 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C	E28405	
382E JR C,DIS 182E JR DIS 302E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),C 72 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),B	CA8405	
182E JR DIS 302E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),B 71 LD (HL),C 72 LD (HL),C 73 LD (HL),D 73 LD (HL),H 75 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),B	382E	
302E JR NC,DIS 202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C	182E	
202E JR NZ,DIS 282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7105 LD (IX+d),B		
282E JR Z,DIS 02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7105 LD (IX+d),B		
02 LD (BC),A 12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C	282E	JR Z.DIS
12 LD (DE),A 77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		
77 LD (HL),A 70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C	12	
70 LD (HL),B 71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		
71 LD (HL),C 72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		
72 LD (HL),D 73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		
73 LD (HL),E 74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		
74 LD (HL),H 75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		
75 LD (HL),L 3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C	. •	
3620 LD (HL),N DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		•
DD7705 LD (IX+d),A DD7005 LD (IX+d),B DD7105 LD (IX+d),C		
DD7005 LD (IX+d),B DD7105 LD (IX+d),C		
DD7105 LD (IX+d),C		· •
		•

DD7305 LD (IX+d),E DD7405 LD (IX+d),H DD7505 LD (IX+d),L DD360520 LD (IX+d),N FD7705 LD (IY+d),A FD7005 LD (IY+d),B FD7105 LD (IY+d),C FD7205 LD (IY+d),E FD7305 LD (IY+d),E FD7405 LD (IY+d),H FD7505 LD (IY+d),H FD7505 LD (IY+d),N 328405 LD (NN),A ED438405 LD (NN),BC ED538405 LD (NN),BC ED538405 LD (NN),BC ED538405 LD (NN),IX FD228405 LD (NN),IX FD228405 LD (NN),IX FD228405 LD (NN),IX FD228405 LD (NN),IX FD228405 LD (NN),SP 0A LD A,(BC) 1A LD A,(BC) 1A LD A,(BC) 1A LD A,(IX+d) FD7E05 LD A,(IX+d) FD7E05 LD A,(IX+d) FD7E05 LD A,(IX+d) FD7E05 LD A,(IX+d) FD7E05 LD A,(IY+d) 3A8405 LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD B,HL) DD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,N LD B,C HI) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN) DBC,(NN)		
DD7405 DD7505 DD (IX+d),H DD7505 DD (IX+d),L DD360520 DD (IX+d),N FD7705 DD (IY+d),A FD7005 DD (IY+d),B FD7105 DD (IY+d),C FD7205 DD (IY+d),C FD7305 DD (IY+d),E FD7405 DD (IY+d),H FD7505 DD (IY+d),H FD7505 DD (IY+d),N FD360520 DD (IY+d),N ED438405 DD (INN),A ED438405 DD (INN),BC ED538405 DD (INN),BC ED538405 DD (INN),BC ED538405 DD (INN),BC ED538405 DD (INN),BC ED538405 DD (INN),SP OA DD228405 DD (INN),SP OA DD228405 DD (INN),SP OA DD4605 DD (IX+d) FD7605 DD A,(IX+d) FD705 DD A,(IX+d) FD70	DD7305	LD (IX+d),E
DD7505 DD360520 DD360520 DD (IX+d), N FD7705 DD (IY+d), A FD7005 DD (IY+d), B FD7105 DD (IY+d), C FD7205 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7405 DD (IY+d), C FD7405 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7305 DD (IY+d), C FD7405 DD (IY+d), C FD7405 DD (IY+d), C FD7405 DD (IY+d), C FD7405 DD (IY+d), C FD7405 DD (IY+d), C FD7405 DD (IY+d), C FD7405 DD (IY+d), C FD7405 DD (IY+d), C FD7405 DD (IY+d), C FD7405 DD (IY+d), C FD7405 DD (IY+d), C FD740, C FD740, C FD740, C FD7406 FD7405 DD (IY+d), C FD740,		
FD7705 LD (IY+d),A FD7005 LD (IY+d),B FD7105 LD (IY+d),C FD7205 LD (IY+d),D FD7305 LD (IY+d),E FD7405 LD (IY+d),H FD7505 LD (IY+d),L FD360520 LD (IY+d),N 328405 LD (NN),A ED438405 LD (NN),BC ED538405 LD (NN),BC ED538405 LD (NN),IX FD228405 LD (NN),IX FD228405 LD (NN),IX FD228405 LD (NN),IX FD728405 LD (NN),IX FD728405 LD (NN),SP 0A LD A,(BC) 1A LD A,(BC) 1A LD A,(BC) 1A LD A,(IY+d) 3A8405 LD A,(IY+d) 3A8405 LD A,(IY+d) 3A8405 LD A,(IY+d) 7F LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD B,C 7A LD B,HL) DD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,N LD B,L DBC,(NN) D18405 LD BC,(NN)	DD7505	
FD7005 FD7105 FD7105 FD7105 FD7205 FD7205 FD7305 FD7405 FD7405 FD7405 FD7405 FD7405 FD7505 FD7405 FD7505 FD7406 FD7405 FD7406 FD	DD360520	
FD7005 FD7105 FD7105 FD7105 FD7205 FD7205 FD7305 FD7405 FD7405 FD7405 FD7405 FD7405 FD7505 FD7405 FD7505 FD7406 FD7405 FD7406 FD	FD7705	
FD7205 FD7305 FD7305 FD7405 FD7405 FD7405 FD7505 FD7505 FD (1Y+d),H FD7505 FD (1Y+d),L FD360520 FD (1Y+d),N FD38405 FD (NN),A FD438405 FD (NN),BC FD538405 FD (NN),BC FD538405 FD (NN),IX FD228405 FD (NN),IX FD228405 FD (NN),IX FD228405 FD (NN),IX FD228405 FD (NN),IX FD228405 FD (NN),IX FD228405 FD (NN),IX FD228405 FD A,(BC) FD A,(BC) FD A,(BC) FD A,(IX+d) FD7E05 FD A,(IY+d) FD7E05 FD A,(IY+d) FD7E05 FD A,C FA FD A,C FA FD A,C FA FD A,C FD A	FD7005	
FD7305		
FD7405 FD7505 FD7505 FD360520 JD (IY+d), N 328405 LD (NN), A ED438405 LD (NN), BC ED538405 LD (NN), DE 228405 LD (NN), IX FD228405 LD (NN), IY ED738405 LD (NN), SP 0A LD A, (BC) 1A LD A, (BC) 1A LD A, (IX+d) FD7E05 LD A, (IX+d) FD7E05 LD A, (IY+d) 3A8405 LD A, B 79 LD A, C 7A LD A, B 79 LD A, C 7A LD A, B 79 LD A, C 7A LD B, C LD B, (IY+d) 47 LD B, A 40 LD B, B 41 LD B, C 42 LD B, D 43 LD B, C 44 LD B, N ED488405 LD BC, (NN) LD BC, (NN) LD BC, NN		
FD7505 FD360520 LD (IY+d),L FD360520 LD (IY+d),N 328405 LD (NN),A ED438405 LD (NN),BC ED538405 LD (NN),BC ED538405 LD (NN),IX FD228405 LD (NN),IX FD228405 LD (NN),SP 0A LD A,(BC) 1A LD A,(BC) 1A LD A,(IX+d) FD7E05 LD A,(IX+d) FD7E05 LD A,(IY+d) 3A8405 LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD A,C 7A LD A,B 79 LD B,C 1D B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,C LD B,N ED488405 LD BC,(NN) 018405 LD BC,(NN)	FD7305	
FD360520 328405 LD (IY+d),N ED438405 LD (NN),A ED438405 LD (NN),BC ED538405 LD (NN),DE 228405 LD (NN),IX FD228405 LD (NN),IY ED738405 LD (NN),SP 0A LD A,(BC) 1A LD A,(BC) 1A LD A,(IX+d) FD7E05 LD A,(IX+d) FD7E05 LD A,(IY+d) 3A8405 LD A,C 7A LD A,B 79 LD A,C 7A LD A,C 7A LD A,C 7A LD A,C 7A LD A,C 7A LD A,C 7A LD A,C 7A LD A,C 7A LD A,C 7A LD A,C 7A LD A,C 7B LD A,I ED57 LD A,I ED57 LD A,I ED57 LD A,I ED57 LD A,I ED57 LD A,I ED57 LD B,H ED57 LD B,G ED488405 LD B,C LD B,C LD B,C LD B,C LD B,C LD B,C LD B,N ED488405 LD B,C LD B,N ED488405 LD BC,(NN) LD BC,NN		
328405 LD (NN),A ED438405 LD (NN),BC ED538405 LD (NN),DE 228405 LD (NN),HL DD228405 LD (NN),IX FD228405 LD (NN),IY ED738405 LD (NN),SP 0A LD A,(BC) 1A LD A,(DE) 7E LD A,(IX+d) FD7E05 LD A,(IY+d) 3A8405 LD A,(NN) 7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,D 7B LD A,C 7A LD A,D 7B LD A,E 7C LD A,H ED57 LD A,I TD A,L 3E20 LD A,N 46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,B 41 LD B,B 41 LD B,B 41 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED488405 LD BC,(NN) 018405 LD BC,(NN)		
ED438405 LD (NN),BC ED538405 LD (NN),DE 228405 LD (NN),HL DD228405 LD (NN),IX FD228405 LD (NN),IY ED738405 LD (NN),SP 0A LD A,(BC) 1A LD A,(DE) 7E LD A,(IX+d) FD7E05 LD A,(IX+d) FD7E05 LD A,(IY+d) 3A8405 LD A,(NN) 7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,D 7B LD A,C 7A LD A,C 7A LD A,L 1D A,L 1D A,L 1D A,L 1D A,L 1D A,L 1D A,L 1D A,L 1D A,L 1D B,(IX+d) 1D B,A 1D B,C 1D B,C 1D B,C 1D B,N 1D B,L		
ED538405 LD (NN) DE 228405 LD (NN) HL DD228405 LD (NN), IX FD228405 LD (NN), IY ED738405 LD (NN), SP 0A LD A, (BC) 1A LD A, (DE) 7E LD A, (IX+d) FD7E05 LD A, (IX+d) FD7E05 LD A, (IY+d) 3A8405 LD A, (NN) 7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,C 7A LD A,C 7B LD A,L ED57 LD A,I TD A,L SE20 LD A,N 46 LD B, (IX+d) FD4605 LD B, (IX		
228405 LD (NN),HL DD228405 LD (NN),IX FD228405 LD (NN),IY ED738405 LD (NN),SP 0A LD A,(BC) 1A LD A,(DE) 7E LD A,(IX+d) FD7E05 LD A,(IX+d) FD7E05 LD A,(IY+d) 3A8405 LD A,(NN) 7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,D 7B LD A,E 7C LD A,I ED57 LD A,I DD A,L 3E20 LD A,N 46 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L D620 LD B,N ED488405 LD BC,(NN) 018405 LD BC,NN		
DD228405 LD (NN),IX FD228405 LD (NN),IY ED738405 LD (NN),SP 0A LD A,(BC) 1A LD A,(DE) 7E LD A,(IX+d) FD7E05 LD A,(IX+d) FD7E05 LD A,(IY+d) 3A8405 LD A,(NN) 7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,C 7A LD A,D 7B LD A,E 7C LD A,I DD4605 LD A,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,B 41 LD B,C 42 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L D620 LD B,N ED488405 LD BC,(NN) 018405 LD BC,NN		LD (NN),DE
FD228405 LD (NN),IY ED738405 LD (NN),SP 0A LD A,(BC) 1A LD A,(DE) 7E LD A,(IX+d) FD7E05 LD A,(IX+d) FD7E05 LD A,(IY+d) 3A8405 LD A,(NN) 7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,C 7A LD A,E 7C LD A,I ED57 LD A,I ED57 LD A,I DD A,L 3E20 LD A,N 46 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,H,NN 45 LD B,L D620 LD B,N ED488405 LD BC,(NN) 018405 LD BC,NN		LD (NN),HL
ED738405 LD (NN),SP 0A LD A,(BC) 1A LD A,(DE) 7E LD A,(IX+d) FD7E05 LD A,(IX+d) FD7E05 LD A,(IY+d) 3A8405 LD A,(NN) 7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,C 7A LD A,L ED57 LD A,I TD A,I TD A,L 3E20 LD A,N 46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IX+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,L 45 LD B,L 46 LD B,L 47 LD B,C 48 LD B,L 49 LD B,C 40 LD B,C 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,L 45 LD B,C 40 LD B,C 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,C 45 LD B,N 46 LD B,C 47 LD B,C 48 LD B,N 49 LD B,C 40 LD B,C 41 LD B,C 42 LD B,N 45 LD B,C 40 LD B,C 41 LD B,C 42 LD B,N 45 LD B,C 40 LD B,C 41 LD B,C 42 LD B,N 45 LD B,C 46 LD B,N 47 LD B,C 48 LD B,N 49 LD BC,(NN) 40 LD BC,NN		LD (NN),IX
OA LD A,(BC) 1A LD A,(DE) 7E LD A,(HL) DD7E05 LD A,(IX+d) FD7E05 LD A,(IY+d) 3A8405 LD A,(NN) 7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,C 7A LD A,E 7C LD A,H ED57 LD A,I 7D LD A,L 3E20 LD A,N 46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,L 45 LD B,L 46 LD B,L 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,C 45 LD B,N ED488405 LD BC,(NN) 018405 LD BC,NN		LD (NN),IY
1A LD A,(DE) 7E LD A,(HL) DD7E05 LD A,(IX+d) FD7E05 LD A,(IY+d) 3A8405 LD A,(NN) 7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,D 7B LD A,E 7C LD A,H ED57 LD A,I 7D LD A,L 3E20 LD A,N 46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,L 45 LD B,L 46 LD B,C 47 LD B,D 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,L 45 LD B,L 46 LD B,L 47 LD B,L 48 LD B,C 49 LD B,D 40 LD B,C 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,L 45 LD B,C 46 LD B,C 47 LD B,L 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 40 LD B,C 41 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 47 LD B,C 48 LD B,C		
7E		
DD7E05 LD A,(IX+d) FD7E05 LD A,(IY+d) 3A8405 LD A,(NN) 7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,D 7B LD A,E 7C LD A,H ED57 LD A,I 3E20 LD A,N 3E20 LD A,N 46 LD B,(IX+d) DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,D 43 LD B,E 44 LD B,L 45 LD B,L 46 LD B,L 47 LD B,D 48 LD B,C 49 LD B,D 40 LD B,C 41 LD B,D 42 LD B,D 43 LD B,E 44 LD B,L 45 LD B,L 46 LD B,N 47 LD B,L 48 LD B,C 49 LD B,D 40 LD B,C 41 LD B,L 42 LD B,D 43 LD B,C 44 LD B,D 45 LD B,C 46 LD B,N 47 LD B,L 48 LD B,C 49 LD B,N 40 LD B,C 41 LD B,N 45 LD B,C 41 LD B,N 45 LD B,C 41 LD B,N 42 LD B,N 43 LD B,C 44 LD B,N 45 LD B,C 46 LD B,N 47 LD B,C 48 LD B,N 48 LD B,C 49 LD B,N 40 LD B,C 41 LD B,N 41 LD B,C 42 LD B,N 43 LD B,C 44 LD B,N 45 LD B,C 46 LD B,N 47 LD B,C 48 LD B,N 48 LD B,C 49 LD B,N 40 LD B,C 40 LD B,N 41 LD B,N 41 LD B,C 42 LD B,N 43 LD B,C 44 LD B,N 45 LD B,N 46 LD B,N 47 LD B,C 48 LD B,N 48		
FD7E05 LD A,(IY+d) 3A8405 LD A,(NN) 7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,D 7B LD A,E 7C LD A,H ED57 LD A,I 3E20 LD A,N 46 LD B,(IX+d) DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,E 44 LD B,E 45 LD B,L 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 42 LD B,D 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48		
3A8405 LD A,(NN) 7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,D 7B LD A,E 7C LD A,H ED57 LD A,I 3E20 LD A,N 46 LD B,(IX+d) FD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,E 44 LD B,E 45 LD B,L 46 LD B,L 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 41 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 48 LD B,C 48 LD B,C 49 LD B,C 40 LD B,C 40 LD B,C 41 LD B,C 41 LD B,C 42 LD B,C 43 LD B,C 44 LD B,C 45 LD B,C 46 LD B,C 47 LD B,C 47 LD B,C 48		LD A,(IX+d)
7F LD A,A 78 LD A,B 79 LD A,C 7A LD A,D 7B LD A,E 7C LD A,H ED57 LD A,I 3E20 LD A,N 46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		
78 LD A,B 79 LD A,C 7A LD A,C 7B LD A,E 7C LD A,H ED57 LD A,I 3E20 LD A,N 46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED488405 LD BC,(NN) 018405 LD BC,(NN)		•
79 LD A,C 7A LD A,D 7B LD A,E 7C LD A,H ED57 LD A,I 7D LD A,L 3E20 LD A,N 46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		
7A LD A,D 7B LD A,E 7C LD A,H ED57 LD A,I 7D LD A,L 3E20 LD A;N 46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		
7B LD A,E 7C LD A,H ED57 LD A,I 7D LD A,L 3E20 LD A;N 46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		
7C LD A,H ED57 LD A,I 7D LD A,L 3E20 LD A;N 46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		* .
ED57 LD A,I 7D LD A,L 3E20 LD A;N 46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		
7D LD A,L 3E20 LD A,N 46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		•
3E20 LD A;N 46 LD B;(HL) DD4605 LD B;(IX+d) FD4605 LD B;(IY+d) 47 LD B;A 40 LD B;B 41 LD B;C 42 LD B;D 43 LD B;E 44 LD B;H,NN 45 LD B;L 0620 LD B;N ED4B8405 LD BC;(NN) 018405 LD BC;NN		•
46 LD B,(HL) DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		•
DD4605 LD B,(IX+d) FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		
FD4605 LD B,(IY+d) 47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		
47 LD B,A 40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		
40 LD B,B 41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		•
41 LD B,C 42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		
42 LD B,D 43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		* _
43 LD B,E 44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		
44 LD B,H,NN 45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN	_	-
45 LD B,L 0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		
0620 LD B,N ED4B8405 LD BC,(NN) 018405 LD BC,NN		
ED4B8405 LD BC,(NN) 018405 LD BC,NN		
018405 LD BC,NN		LD BC (NN)
	4E	TD C (HL)

DD4E05	LD C,(IX+d)
FD4E05	LD C,(IY+d) LD C,A
4F	LD C,A
48	LD C,B
49	LD C,C
4A	LD C.D
4B	LD C,E
4C	LD C,H
4D	LD C,L
	LD C,L
0E20	LD C,N
56	LD D,(HL)
DD5605	LD D,(IX+d)
FD5605	LD D (IX+q)
57	LD D,A
50	LD D,B
51	LD D,C
52	LD D,D
53	LD D,E
54	LDD,H
55	LD D,L
1620	LD D,N
ED5B8405	LD DE (NN)
118405	LD DE, NN
5E	LD E,(HL)
DD5E05	LD E,(IX+d)
FD5E05	LD E,(IY+d)
5F	LD E,A
58	LD E,B
59	LD E,C
5A	LD E,D
5B	LD E,E
5C	LD E,H
5D	LD E,L
1E20	LD E,N
66	LD H,(HL)
DD6605	LD H,(IX+d)
FD6605	LD H,(IY+d)
67	LD H,A
60	LD H,B
61	LD H,C
62	LD H,D
63	LD H,E
64	LD H,H
65	LD H,L
2620	
	LD H,N
2A8405	LD HL,(NN)
218405	LD HL,NN
ED47	LD I;A

DD2A8405	LD IX,(NN)
	LD IV NIN
DD218405	LD IX,NN
FD2A8405	LD IY,(NN)
FD218405	LD IY,NN
6E	LD.L,(HL)
DD6E05	LD L,(IX+d)
FD6E05	LD L,(IY+d)
6F	LD L,A
68	LD L.B
69	LD L,C
	LD L,D
6A	
6B	LD L,E
6 C	LD L,H
6D	LD L,L
2E20	LD L,N
ED7B8405	LD SP,(NN)
F9	LD SP,HL
DDF9	LD SP,IX
FDF9	LD SP,IY
318405	LD SP,NN
EDA8	LDD
EDB8	LDDR
EDA0	LDI
EDB0	LDIR
ED44	NEG
00	NOP
B6	OR (HL)
DD8605	OR (IX+d)
FDB605	OR (IY+d)
B7	OR A
B0	OR B
B1	OR C
B2	OR D
B3	OR E
B4	OR H
B 5	OR L
F620	OR N
EDBB	OTDR
EDB3	OTIR
ED79	OUT (C),A
ED41	OUT (C),B
ED49	OUT (C),C
ED51	OUT (C),D
ED59	OUT (C),E
ED61	DUT (C),H
ED69	OUT (C),L
	OUT (N).A
D320	
EDAB	OUTD

EDA3	OUTI
F1	POP AF
C1	POP BC
D1	POP DE
E 1	POP HL
DDE1	POP IX
FDE1	POP IY
F5	PUSH AF
C5	PUSH BC
D5	PUSH DE
E5	PUSH HL
DDE5	PUSH IX
FDE5	PUSH IY
CB86	RES 0,(HL)
DDCB0586	RES 0,(IX+d)
FDCB0586	RES O,(IY+d)
CB87	RES 0,A
CB80	RES 0,B
CB81	RES 0,C
CB82	RES 0,D
CB83	RES 0,E
CB84	RES 0,H
CB85	RES O, L
CB8E	RES 1,(HL)
DDCB058E	RES 1,(IX+d)
FDCB058E	RES:1,(IY+d)
CB8F	RES 1,A
CB88	RES 1,B
CB89	RES 1,C
CB8A	RES 1,D
CB8B	RES 1,E
CB8C	RES 1,H
CB8D	RES 1,L
CB96	RES 2.(HL)
DDCB0596	RES 2,(IX+d)
FDCB0596	RES 2 (IY+d)
CB97	RES 2,A
CB90	RES 2.B
CB91	RES 2,C
CB92	RES 2,D
CB93	RES 2,E
CB94 ⁻ CB95	RES 2.H
CB95	RES 2,L RES 3,(HL)
DDCB059E	RES 3,(HL)
FDCB059E	RES 3,(IX+d)
CB9F	RES 3,A
CB98	RES 3,B
	116.5.5,0

CB99	RES 3,C
CB9A	RES 3,D
CB9B	RES 3,E
CB9C	RES 3,H
CB9D	RES 3,L
CBA6	RES 4 (HL)
DDCB05A6	RES 4,(IX+d)
FDCB05A6	RES 4,(IY+d)
CBA7	RES 4,A
CBA0	RES 4,B
CBA1	RES 4,C
CBA2	RES 4,D
CBA3	RES 4,E
CBA4	RES 4,H
CBA5	RES 4,L
CBAE	RES 5,(HL)
DDCB05AE	RES 5,(IX+d)
FDCB05AE	RES 5,(IY+d)
CBAF	RES 5,A
CBA8	RES 5,B
CBA9	RES 5,C
CBAA	RES 5,D
CBAB	RES 5,E
CBAC	RES 5,H
CBAD	RES 5,L
CBB6	RES 6,(HL)
DDCB05B6	RES 6,(IX+d)
FDCB05B6	RES 6,(IY+d)
CBB7	RES 6,A
CBB0	RES 6,B
CBB1	RES 6,C
CBB2	RES 6,D
CBB3	RES 6,E
CBB4	RES 6,H
CBB5	RES 6,L
CBBE	RES 7,(HL)
DDCB05BE	RES 7,(IX+d)
FDCB05BE	RES 7,(IY+d)
CBBF	RES 7.A
CBB8	RES 7,B RES 7,C
CBB9	RES 7,C
CBBA	RES 7,D
CBBB	RES 7,E
CBBC	RES 7,H
CBBD	RES 7,L
C9	RET
D8	RETC
F8	RETM

D0	RET NC
CO	RET NZ
F0	RETP
£8	RETPE
E0	RET PO
C8	RET Z
ED4D	RETI
ED45	RETN
CB16	RL (HL)
DDCB0516	RL (IX+d)
FDCB0516	RL (IY+d)
CB17	RL A
CB10	RLB
CB11	RL C
CB12	RL D
CB13	RLE
CB14	RL H
CB15	RLL
17	RLA
CB06	RLC (HL)
DDCB0506	RLC (IX+d)
FDCB0506	RLC (IY+d)
	RLC (1140)
CB07	
CB00	RLC B
CB01	RLC C
CB02	RLC D
CB03	RLC E
CB04	KLC H
CB05	RLC L
07	RLCA
ED6F	RLD
CB1E	RR (HL)
DDCB051E	RR (IX+d)
FDCB051E	RR (IY+d)
CB1F	RR A
CB18	RR B
CB19	RR C
CB1A	RR D
CB1B	RR E
CB1C	RR H
CB1D	RRL
1F	RRA
CB0E	RRC (HL)
DDCB050E	RRC (IX+d)
FDCB050E	RRC (IY+d)
CB0F	RRC A
CB08	RRC B
CB09	RRC C

CB0A	RRC D
CB0B	RRC E
CB0C	RRC H
CB0D	RRC L
0F	RRCA
ED67	RRD
C7	RST 0
D7	RST 10H RST 18H
DF E7	RST 20H
EF	RST 28H
F7	RST 30H
FF	RST 38H
CF	RST 8
9E	SBC A,(HL)
DD9E05	SBC A,(IX+d)
FD9E05	SBC A,(IY+d)
9F	SBC A,A
98	SBC A,B
99	SBC A,C
9A	SBC A,D
9B	SBC A,E
9C 9D	SBC A,H SBC A,L
DE20	SBC A,L
ED42	SBC HL,BC
ED52	SBC HL,DE
ED62	SBC HL,HL
ED72	SBC HL.SP
37	SCF
CBC6	SET 0,(HL)
DDCB05C6	SET 0,(IX+d)
FDCB05C6	SET 0,(IY+d)
CBC7	SET 0,A
CBC0	SET O,B
CBC1	SET 0,C
CBC2	SET O,D
CBC3	SET O,E
CBC4 CBC5	SET 0,H SET 0,L
CBCE	SET 1,(HL)
DDCB05CE	SET 1,(IX+d)
FDCB05CE	SET 1,(IY+d)
CBCF	SET 1,A
CBC8	SET 1,B
CBC9	SET 1,C
CBCA	SET 1,D
CBCB	SET 1,E

CBCC SET 1,H CBCD SET 1,L CBD6 SET 2,(HL) DDCB05D6 SET 2,(IX+d) FDCB05D6 SET 2,(IY+d) CBD7 SET 2,A CBD0 SET 2,B CBD1 SET 2,C CBD2 SET 2,D CBD3 SET 2,E CBD4 SET 2,L CBD5 SET 2,L CBD8 SET 3,(IX+d) FDCB05DE SET 3,(IX+d) FDCB05DE SET 3,(IX+d) FDCB05DE SET 3,(IX+d) CBDF SET 3,(IX+d) CBDF SET 3,C CBDA SET 3,C CBDA SET 3,C CBDA SET 3,C CBDA SET 3,C CBDB SET 3,C CBDA SET 3,C CBDB SET 3,C CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(IX+d) FDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,(IX+d) CBE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,H CBED SET 5,C CBEC SET 5,H CBED SET 5,C CBF6 SET 6,(IX+d) FDCB05F0 SET 6,(IX+d) FDCB05F0 SET 6,(IX+d) FDCB05F		
CBCD CBD6 SET 2,(HL) DDCB05D6 SET 2,(IX+d) FDCB05D6 SET 2,(IY+d) CBD7 CBD0 SET 2,B CBD1 SET 2,C CBD2 SET 2,C CBD2 SET 2,C CBD3 SET 2,E CBD4 SET 2,H CBD5 SET 2,L CBD8 SET 3,B CBDE SET 3,(IX+d) FDCB05DE SET 3,(IX+d) FDCB05DE SET 3,C CBDA CBD9 SET 3,C CBDA CBD9 SET 3,C CBDA SET 3,C CBDA SET 3,C CBDA SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 3,C CBDC SET 3,L CBE6 SET 4,(IX+d) FDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,C CBE2 SET 4,D CBE3 CBE1 SET 4,C CBE2 SET 4,C CBE3 CBE4 SET 4,C CBE5 SET 4,C CBE5 SET 4,C CBE6 SET 4,C CBE7 CBE6 SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEA SET 5,B CBEC SET 6,(IX+d) FDCB05F6 FDCB05F6 SET 6,(IX+d) FDCB05F6 FDCB05F6 SET 6,(IX+d) FDCB05F6 FDCB05F6 FDCB05F6 FDCB05F6 FDCB05F6 FDCB05F6 FDCB05F6 FDCB05F6 FD	CRCC	SET 1 H
CBD6 DDCB05D6 DDCB05D6 SET 2,(IX+d) FDCB05D6 SET 2,IX+d) CBD7 CBD0 SET 2,B CBD1 SET 2,C CBD2 CBD3 SET 2,E CBD4 SET 2,H CBD5 SET 2,L CBD8 SET 3,B CBDE SET 3,(IX+d) FDCB05DE SET 3,(IX+d) FDCB05DE SET 3,(IX+d) FDCB05DE SET 3,C CBDA CBD9 SET 3,C CBDA SET 3,C CBDA SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 4,(IX+d) FDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,L CBE2 SET 4,D CBE3 CBE1 SET 4,C CBE2 SET 4,C CBE3 CBE4 CBE4 SET 4,C CBE5 SET 4,C CBE5 SET 4,C CBE6 SET 4,C CBE6 SET 4,C CBE7 CBE8 SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 6,(IX+d) FDCB05F6 SET 6,(IX+d		CET 4.1
FDCB05D6 CBD7 CBD0 SET 2,A CBD0 SET 2,B CBD1 SET 2,C CBD2 SET 2,D CBD3 SET 2,E CBD4 SET 2,H CBD5 SET 2,L CBD8 SET 3,B CBDE DDCB05DE SET 3,(IIY+d) FDCB05DE SET 3,(IIY+d) FDCB05DE SET 3,C CBDA CBD9 SET 3,C CBDA CBD9 SET 3,C CBDA SET 3,B CBDC CBDA SET 3,C CBDA SET 3,C CBDA SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 3,C CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(IY+d) FDCB05E6 SET 4,(IY+d) FDCB05E6 SET 4,C CBE2 SET 4,D CBE3 CBE1 SET 4,C CBE2 SET 4,C CBE3 CBE4 CBE4 SET 4,C CBE5 SET 4,C CBE5 SET 4,C CBE6 SET 4,C CBE6 SET 5,(IY+d) FDCB05EE SET 5,(IY+d) FDCB05EE SET 5,C CBEA SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEB SET 5,C CBEC SET 5,H CBEC SET 5,H CBEC SET 5,H CBEC SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A SET 6,B	CBCD	3E1 1,L
FDCB05D6 CBD7 CBD0 SET 2,A CBD0 SET 2,B CBD1 SET 2,C CBD2 SET 2,D CBD3 SET 2,E CBD4 SET 2,H CBD5 SET 2,L CBD8 SET 3,B CBDE DDCB05DE SET 3,(IIY+d) FDCB05DE SET 3,(IIY+d) FDCB05DE SET 3,C CBDA CBD9 SET 3,C CBDA CBD9 SET 3,C CBDA SET 3,B CBDC CBDA SET 3,C CBDA SET 3,C CBDA SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 3,C CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(IY+d) FDCB05E6 SET 4,(IY+d) FDCB05E6 SET 4,C CBE2 SET 4,D CBE3 CBE1 SET 4,C CBE2 SET 4,C CBE3 CBE4 CBE4 SET 4,C CBE5 SET 4,C CBE5 SET 4,C CBE6 SET 4,C CBE6 SET 5,(IY+d) FDCB05EE SET 5,(IY+d) FDCB05EE SET 5,C CBEA SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEB SET 5,C CBEC SET 5,H CBEC SET 5,H CBEC SET 5,H CBEC SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A SET 6,B		SET 2,(HL)
FDCB05D6 CBD7 CBD0 SET 2,A CBD0 SET 2,B CBD1 SET 2,C CBD2 SET 2,D CBD3 SET 2,E CBD4 SET 2,H CBD5 SET 2,L CBD8 SET 3,B CBDE DDCB05DE SET 3,(IIY+d) FDCB05DE SET 3,(IIY+d) FDCB05DE SET 3,C CBDA CBD9 SET 3,C CBDA CBD9 SET 3,C CBDA SET 3,B CBDC CBDA SET 3,C CBDA SET 3,C CBDA SET 3,C CBDB SET 3,C CBDB SET 3,C CBDB SET 3,C CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(IY+d) FDCB05E6 SET 4,(IY+d) FDCB05E6 SET 4,C CBE2 SET 4,D CBE3 CBE1 SET 4,C CBE2 SET 4,C CBE3 CBE4 CBE4 SET 4,C CBE5 SET 4,C CBE5 SET 4,C CBE6 SET 4,C CBE6 SET 5,(IY+d) FDCB05EE SET 5,(IY+d) FDCB05EE SET 5,C CBEA SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEB SET 5,C CBEC SET 5,H CBEC SET 5,H CBEC SET 5,H CBEC SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A SET 6,B	DDCB05D6	SET 2,(IX+d)
CBD7 CBD0 SET 2,B CBD1 SET 2,C CBD2 SET 2,D CBD3 SET 2,E CBD4 SET 2,L CBD5 SET 2,L CBD8 CBDE SET 3,(HL) DDCB05DE SET 3,(IX+d) FDCB05DE SET 3,(IX+d) FDCB05DE SET 3,C CBDA CBD9 SET 3,C CBDA SET 3,D CBDB SET 3,C CBDA SET 3,D CBDB SET 3,C CBDC SET 3,L CBE6 SET 4,(IX+d) FDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,C CBE2 SET 4,D CBE3 CBE4 SET 4,C CBE2 SET 4,D CBE3 CBE4 SET 4,C CBE5 SET 4,L CBE6 SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,L CBF6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) SET 6,A SET 6,B	FDCB05D6	SET 2 (IY+d)
CBD0 CBD1 SET 2,B CBD1 SET 2,C CBD2 SET 2,D CBD3 SET 2,E CBD4 SET 2,H CBD5 SET 2,L CBD8 SET 3,B CBDE SET 3,(IHL) DDCB05DE SET 3,(IX+d) FDCB05DE SET 3,(IX+d) FDCB05DE SET 3,C CBDA CBD9 SET 3,C CBDA SET 3,C CBDA SET 3,C CBDA SET 3,C CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(IX+d) FDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,(IY+d) CBE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 CBE4 SET 4,H CBE5 SET 4,L CBE6 SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) SET 6,A CBF7 SET 6,A SET 6,B		SET 2 A
CBD1 SET 2,C CBD2 SET 2,D CBD3 SET 2,E CBD4 SET 2,H CBD5 SET 2,L CBD8 SET 3,B CBDE SET 3,(IHL) DDCB05DE SET 3,(IX+d) FDCB05DE SET 3,(IY+d) CBDF SET 3,A CBD9 SET 3,C CBDA SET 3,D CBDB SET 3,C CBDA SET 3,D CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(IX+d) FDCB05E6 SET 4,(IY+d) CBE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBE6 SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) CBF7 SET 6,A SET 6,B		CET 2D
CBD2 CBD3 SET 2,E CBD4 SET 2,H CBD5 SET 2,L CBD8 SET 3,B CBDE SET 3,(HL) DDCB05DE SET 3,(IY+d) FDCB05DE SET 3,C CBD9 SET 3,C CBDA CBD9 SET 3,C CBDA CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(IY+d) FDCB05E6 SET 4,(IY+d) FDCB05E6 SET 4,(IY+d) CBE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 CBE4 SET 4,H CBE5 CBE4 SET 4,H CBE5 SET 4,L CBE6 SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBE8 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,H CBED SET 5,C CBEC SET 5,H CBED SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) SET 6,A SET 6,A SET 6,B		3E 1 2,D
CBD3 CBD4 CBD4 SET 2,H CBD5 SET 2,L CBD8 SET 3,B CBDE SET 3,(HL) DDCB05DE SET 3,(IY+d) FDCB05DE SET 3,(IY+d) CBDF SET 3,A CBD9 SET 3,C CBDA CBDA SET 3,D CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(IY+d) FDCB05E6 SET 4,(IY+d) FDCB05E6 SET 4,(IY+d) CBE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 CBE4 SET 4,H CBE5 CBE4 SET 4,H CBE5 SET 4,L CBE6 SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,H CBED SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A SET 6,B		SET 2,C
CBD4 SET 2,H CBD5 SET 2,L CBD8 SET 3,B CBDE SET 3,(HL) DDCB05DE SET 3,(IY+d) FDCB05DE SET 3,(IY+d) CBDF SET 3,C CBDA SET 3,C CBDA SET 3,C CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(IY+d) FDCB05E6 SET 4,(IY+d) FDCB05E6 SET 4,(IY+d) FDCB05E6 SET 4,D CBE7 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBE5 SET 4,L CBE6 SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,(IY+d) CBE7 SET 5,A CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF7 SET 6,A SET 6,B		SET 2,D
CBD4 SET 2,H CBD5 SET 2,L CBD8 SET 3,B CBDE SET 3,(HL) DDCB05DE SET 3,(IY+d) FDCB05DE SET 3,(IY+d) CBDF SET 3,C CBDA SET 3,C CBDA SET 3,C CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(IY+d) FDCB05E6 SET 4,(IY+d) FDCB05E6 SET 4,(IY+d) FDCB05E6 SET 4,D CBE7 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBE5 SET 4,L CBE6 SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,(IY+d) CBE7 SET 5,A CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF7 SET 6,A SET 6,B	CBD3	SET 2,E
CBD5 CBD8 CBD8 CBDE CBDE CBDE CBDC CBD6 CBD7 CBD7 CBD9 SET 3,(IY+d) CBD7 CBD9 SET 3,C CBDA CBDA CBDA CBD0 CBDB SET 3,C CBDC CBDA CBDC CBDC CBDC CBDC CBDC CBD	CBD4	SFT 2 H
CBDF SET 3,(IY+d) CBDF SET 3,A CBD9 SET 3,C CBDA SET 3,D CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(HL) DDCB05E6 SET 4,(IY+d) CDE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBE6 SET 5,(IY+d) CBE7 SET 5,H CBE8 SET 5,C CBE8 SET 5,C CBE8 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET		SET 21
CBDF SET 3,(IY+d) CBDF SET 3,A CBD9 SET 3,C CBDA SET 3,D CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(HL) DDCB05E6 SET 4,(IY+d) CDE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBE6 SET 5,(IY+d) CBE7 SET 5,H CBE8 SET 5,C CBE8 SET 5,C CBE8 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET		CET 2 B
CBDF SET 3,(IY+d) CBDF SET 3,A CBD9 SET 3,C CBDA SET 3,D CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(HL) DDCB05E6 SET 4,(IY+d) CDE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBE6 SET 5,(IY+d) CBE7 SET 5,H CBE8 SET 5,C CBE8 SET 5,C CBE8 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET		CET 2 (UL)
CBDF SET 3,(IY+d) CBDF SET 3,A CBD9 SET 3,C CBDA SET 3,D CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(HL) DDCB05E6 SET 4,(IY+d) CDE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBE6 SET 5,(IY+d) CBE7 SET 5,H CBE8 SET 5,C CBE8 SET 5,C CBE8 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET		3E 3,(HL)
CBDF SET 3,(IY+d) CBDF SET 3,A CBD9 SET 3,C CBDA SET 3,D CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(HL) DDCB05E6 SET 4,(IY+d) CDE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBE6 SET 5,(IY+d) CBE7 SET 5,H CBE8 SET 5,C CBE8 SET 5,C CBE8 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET		SE 1 3,(1X+d)
CBD9 SET 3,C CBDA SET 3,D CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(HL) DDCB05E6 SET 4,(IY+d) CBE7 SET 4,A CBE0 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBE6 SET 5,(IX+d) FDCB05E6 SET 5,(IX+d) FDCB05E6 SET 5,C CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,C CBEC SET 5,H CBED SET 5,C CBEA SET 5,E CBEC SET 5,H CBED SET 5,C CBEB SET 5,E CBEC SET 5,H CBED SET 5,C CBEA SET 5,E CBEC SET 5,H CBED SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B	FDCB05DE	SET 3,(IY+d)
CBD9 SET 3,C CBDA SET 3,D CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(HL) DDCB05E6 SET 4,(IY+d) CBE7 SET 4,A CBE0 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBE6 SET 5,(IX+d) FDCB05E6 SET 5,(IX+d) FDCB05E6 SET 5,C CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,C CBEC SET 5,H CBED SET 5,C CBEA SET 5,E CBEC SET 5,H CBED SET 5,C CBEB SET 5,E CBEC SET 5,H CBED SET 5,C CBEA SET 5,E CBEC SET 5,H CBED SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B	CBDF	SET 3,A
CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(HL) DDCB05E6 SET 4,(IIX+d) FDCB05E6 SET 4,(IIX+d) CBE7 SET 4,A CBE0 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBEE SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,H CBEC SET 5,C CBEC SET 6,(IIX+d) FDCB05F6 SET 6,(IIX+d) CBF7 SET 6,A CBF0 SET 6,B	CBD9	SET 3 C
CBDB SET 3,E CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(HL) DDCB05E6 SET 4,(IIX+d) FDCB05E6 SET 4,(IIX+d) CBE7 SET 4,A CBE0 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBEE SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,H CBEC SET 5,C CBEC SET 6,(IIX+d) FDCB05F6 SET 6,(IIX+d) CBF7 SET 6,A CBF0 SET 6,B		SET 3 D
CBDC SET 3,H CBDD SET 3,L CBE6 SET 4,(HL) DDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,(IY+d) CBE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBEE SET 5,(HL) DDCB05EE SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBEA SET 5,B CBE9 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,H CBEC SET 5,H CBEC SET 5,H CBEC SET 5,H CBED SET 5,C CBEA SET 5,E CBEC SET 5,H CBED SET 5,C CBEA SET 5,E CBEC SET 5,H CBED SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		CET 2 E
CBDD SET 3,L CBE6 SET 4,(HL) DDCB05E6 SET 4,(IY+d) FDCB05E6 SET 4,(IY+d) CBE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBEE SET 5,(HL) DDCB05EE SET 5,(IY+d) FDCB05EE SET 5,C CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,H CBEC SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IY+d) FDCB05F6 SET 6,(IY+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		3E 3,E
CBE6 SET 4,(HL) DDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,(IY+d) CBE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,L CBE5 SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC		SET 3,H
CBE6 SET 4,(HL) DDCB05E6 SET 4,(IX+d) FDCB05E6 SET 4,(IY+d) CBE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,L CBE5 SET 5,(IX+d) FDCB05EE SET 5,(IX+d) FDCB05EE SET 5,C CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC	CBDD	SET 3,L
DDCB05E6 SET 4,(IX+d)	CBE6	SET 4 (HL)
FDCB05E6 SET 4, (IY+d) CBE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBEE SET 5, (IX+d) FDCB05EE SET 5, (IY+d) CBEF SET 5,A CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,C CBEA SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,H CBEC SET 5,H CBEC SET 5,H CBEC SET 5,H CBEC SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		SET 4 (IX+d)
CBE7 SET 4,A CBE0 SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBEE SET 5,(HL) DDCB05EE SET 5,(1X+d) FDCB05EE SET 5,C CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,C CBEB SET 5,C CBEB SET 5,C CBEB SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBEC SET 5,C CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		SET A (IV+d)
CBEO SET 4,B CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBEE SET 5,(HL) DDCB05EE SET 5,(1X+d) FDCB05EE SET 5,E CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(HL) DDCB05F6 SET 6,(HL) CBF7 SET 6,A CBF7 SET 6,A CBF0 SET 6,B		
CBE1 SET 4,C CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBEE SET 5,(HL) DDCB05EE SET 5,(IX+d) FDCB05EE SET 5,E CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) CBF7 SET 6,A CBF0 SET 6,A CBF0 SET 6,A CBF0 SET 6,B		SE 1 4,A
CBE2 SET 4,D CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBEE SET 5,(HL) DDCB05EE SET 5,(IX+d) FDCB05EE SET 5,A CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) CBF7 SET 6,A CBF0 SET 6,A CBF0 SET 6,B		
CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBEE SET 5,(HL) DDCB05EE SET 5,(IX+d) FDCB05EE SET 5,(IY+d) CBEF SET 5,A CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B	CBE1	SET 4,C
CBE3 SET 4,E CBE4 SET 4,H CBE5 SET 4,L CBEE SET 5,(HL) DDCB05EE SET 5,(IX+d) FDCB05EE SET 5,(IY+d) CBEF SET 5,A CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B	CBE2	SET 4.D
CBE4 SET 4,H CBE5 SET 4,L CBEE SET 5,(HL) DDCB05EE SET 5,(IX+d) FDCB05EE SET 5,(IY+d) CBEF SET 5,A CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B	CBE3	SET 4 F
CBE5 SET 4,L CBEE SET 5,(HL) DDCB05EE SET 5,(IX+d) FDCB05EE SET 5,(IY+d) CBEF SET 5,A CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) CBF7 SET 6,A CBF0 SET 6,B		CETAH
CBEE SET 5.(HL) DDCB05EE SET 5.(IX+d) FDCB05EE SET 5.(IY+d) CBEF SET 5.A CBE8 SET 5.B CBE9 SET 5.C CBEA SET 5.D CBEB SET 5.E CBEC SET 5.H CBED SET 5.L CBF6 SET 6.(HL) DDCB05F6 SET 6.(IX+d) FDCB05F6 SET 6.(IY+d) CBF7 SET 6.A CBF0 SET 6.B		3E 1 4,F1
DDCB05EE SET 5,(IX+d) FDCB05EE SET 5,(IY+d) CBEF SET 5,A CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(IX+d) FDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		SET 4,L
FDCB05EE SET 5,(IY+d) CBEF SET 5,A CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(IHL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		SET 5,(HL)
FDCB05EE SET 5,(IY+d) CBEF SET 5,A CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(IHL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B	DDCB05EE	SET 5,(IX+d)
CBEF SET 5,A CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,C CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B	FDCB05EE	SET 5 (IY+d)
CBE8 SET 5,B CBE9 SET 5,C CBEA SET 5,C CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		SET 5 A
CBE9 SET 5,C CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		CET S.P.
CBEA SET 5,D CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		05750
CBEB SET 5,E CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		SE 1 5,C
CBEC SET 5,H CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		SET 5,D
CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B	CBEB	SET 5,E
CBED SET 5,L CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B	CBEC	SET 5.H
CBF6 SET 6,(HL) DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		SET 5 L
DDCB05F6 SET 6,(IX+d) FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		CET 6 (MI)
FDCB05F6 SET 6,(IY+d) CBF7 SET 6,A CBF0 SET 6,B		SCT CAY
CBF7 SET 6,A CBF0 SET 6,B		3E 0,(X+d)
CBFO SET 6,B		SET 6,(IY+d)
CBFO SET 6.B		SET 6,A
CBF1 SET 6,C	CBF0	SET 6.B
	CBF1	SET 6 C
		· -, -

CBF2	SET 6,D
CBF3	SET 6.E
CBF4	SET 6,H
CBF5	SET 6,L
CBFE	SET 7/ULL
	SET 7 (HL) SET 7 (IX+d)
DDCB05FE	SET /,(IX+0)
FDCB05FE	NF / Y + #
CBFF	SET 7.A
CBF8	SET 7 B
CBF9	SET 7,C
CBFA	SET 7 D
CBFB	SET 7 F
CBFC	SET 7,H
CBFD	SET 7 L
CB26	
DDCB0526	SLA (HL)
	SLA (IX+d)
FDCB0526	SLA (IY+d)
CB27	SLA A
CB20	SLA B
CB21	SLA C
CB22	SLA D
CB23	SLAE
CB24	SLA H
CB25	SLAL
CB25	
	SRA (HL)
DDCB052E	SRA (IX+d)
FDCB052E	SRA (IY+d)
CB2F	SRA A
CB28	SRA B
CB29	SRA C
CB2A	SRA D
CB2B	SRA E
CB2C	SRA H
CB2D	SRA L
CB3E	SRL (HL)
DDCB053E	SRL (IX+d)
FDCB053E	SRL (IY+d)
CB3F	SRL A
CB38	SRL B
CB39	SRL C
CB3A	SRL D
CB3B	SRL E
CB3C	SRL H
CB3D	SRL L
96	SUB (HL)
DD9605	SUB (IX+d)
FD9605	
97	SUB (IY+d)
a'	SUB A

90 91 92 93 95 D62C AE DDA AF AB AB AC AD EE2C	E05 E05	SUB B SUB C SUB D SUB E SUB H SUB L SUB N XOR (HL) XOR (IY+d) XOR A XOR B XOR C XOR D XOR H XOR N	
Ex	ample	Values	
nn d	EQU EQU	584H	
n		э 20Н	
e		30H	

Z80 - CPU INTERRUPT STRUCTURE

MASKABLE (INT)

Mode 8


Place instruction onto Data Bus during INTA = MI • IORQ like 8860A

Mode 1

Restart to 38H or 5610 ('RST 56')

Mode 2

Used by Z80 Peripherals



NON MASKABLE (NMI)

Restart to 66H or 10210

INTERRUPT ENABLE/DISABLE FLIP-FLOPS

Action	IFF ₁ IFF ₂	
CPU Reset	0 0	
DI	0 0	
EI	1 1	
LD A; I	• •	IFF ₂ - Parity flag
LD A, R	• •	IFF ₂ - Parity flag
Accept NMI	0 IFF1	FF _T → IFF ₂
RETN	IFF ₂ •	IFF ₂ + IFF ₁
Accept INT	0 0	
RETI	• •	

[&]quot; "indicates no change

Z80-PIO PIN ASSIGNMENT




FIGURE 3.0-1 PIO PIN CONFIGURATION

PIO PROGRAMMING SU'

REGISTER SELECTION

			SELECT	LINES						
		C/I	D .	B/A			REG			
		0		0			A Data			
		0		1				B Date		
		1		. 0				A Control		
				1				B Control		
LOADIN	TERRUPI	VECTOR	1							
	D7							D0		
	V7	V6	V5	V4	V3	V2	V1	0		Control Register
SET OPE	RATING N	IODE								
	D7							DO		
	M1	MO	x	х	1	1	1	1		Control Register
		Mode Nun	nber	M1 M0			Mode			
		0		0 0			. Output			
		1		0 1			Input			
		2		1 0			Bidirectio	nal		
		3		1 1			Bit Contr	oi		
	•	If Mode 3	selected, 1	the next co	ntrol word	l is				
		<u>D7</u>	г	1	·			11	D0	٦
		1/07	1/06	1/05	1/04	1/03	1/02	1/01	. 1/00	Control Register
				1/0	= 1 Sets b	it to Inpu	it			
				1/0	= 0 Sets b	it to Out	put			
SET INT	ERRUPT C	ONTROL	•							
	D7		,	,		T		DO T		
	Int Enable	AND/ OR	High/ Low	Mask Follows	0	1	1	1 *		Control Register
	In Mode 3 if Mask follows = 1, the next control word is							DO		
			T	T.,,			T	T		7
		MB7	MB6	MB ₅	MB4	MB3	MB ₂	MB1	MB ₀	Control Register
				ME	= 0 Monit	or the bit	t			
				MB	3 = 1 Mask	the bit				
EM 4 01 7	/ DIPAR-	EINTER	DIIBTO							
FWARLE	/ DISABL D7	CIRTER	NUP15					De		
	Int	1	T	T	T .	T :	T	T		
	Enable	×	×	X	0	0	1 1	1		Control Register

3.0 CTC PIN DESCRIPTION




FIGURE 3.0-1
CTC PIN CONFIGURATION

CTC PROGRAMMING SUMMARY

REGISTER SELECTION

		SELECT LINES		SELECT LINES	
PRIORITY	CHANNEL SELECTED	cs ₀	cs ₁		
Highest	0	0	0		
	1	1	0		
	2	0	1		
Lowest	3	1	1		

READ = DOWN COUNTER


WRITE = CONTROL REGISTER

LOAD INTERRUPT VECTOR

D7							D0
٧7	V ₆	V ₅	V ₄	٧3	х	х	0

XX is the binary equivalent of interrupting channel number

SET OPERATING MODE



If Load Time Constant = 1 the next control word is the Time Constant:

D 7							D0	,
TC7	TC6	TC5	TC4	тс3	TC2	TC1	TC0	

CTC Channel interrupts when 01H is decremented to 00H

Time Content	Decimal counts to interrupt			
01 _H	1			
FFH 00H	255 256			

Control Register

APPENDIX D

Reference Books:

- 1. Z80 Assembly Language programming Manual.
- 2. Intel Component Data Catalog.
- 3. The TTL handbook.



OFFICE/ 9FL, 266 SUNG CHIANG ROAD, TAIPEI 104 TAIWAN R.O.C.
TEL:(02)551-1101 TELEX:"19162 MULTIIC" FAX:(02)542-2805
FACTORY/ 1 INDUSTRIAL E. RD., III HSINCHU SCIENCE - BASED
INDUSTRIAL PARK, HSINCHU, TAIWAN, R.O.C.