
# MPF-IP EXPERIMENT MANUAL (SOFTWARE/HARDWARE)



## **MPF-IP** EXPERIMENT MANUAL (SOFTWARE/HARDWARE)

#### COPYRIGHT

Copyright © 1983 by MULTITECH INDUSTRIAL CORP. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without the prior written permission of MULTITECH INDUSTRIAL CORP.

#### DISCLAIMER

MULTITECH INDUSTRIAL CORP. makes no representations or warranties, either express or implied, with respect to the contents hereof and specifically disclaims any warranties or merchantability or fitness for any particular purpose. MULTITECH INDUSTRIAL CORP, software described in this manual is sold or licensed "as is". Should the programs prove defective following their purchase, the buyer (and not MULTITECH INDUSTRIAL CORP., its distributor, or its dealer) assumes the entire cost of all necessary servicing, repair, and any incidental or consequential damages resulting from any defect in the software. Further, MULTITECH INDUSTRIAL CORP. reserves the right to revise this publication and to make changes from time to time in the content hereof without obligation of MULTI-TECH INDUSTRIAL CORP. to notify any person of such revision or changes.



OFFICE/ SFL 258 SUNG CHIANG ROAD, TAIPEI 104, TAIWAN, R.O.C. TEL: (02)551.101 TEL: (2)551.101 TELEX: 19162 MULTIC FAX: (02)542-2805 FACTORY/ I INDUSTRYE, ROAD, III, HSINCHU SCIENCE-BASED INDUSTRIAL PARK, HSINCHU, TAIWAN 300, R.O.C.

### **MPF-IP EXPERIMENT MANUAL**

### **TABLE OF CONTENTS**

То	Designing Microcomputer Programs	
2	Basic Applications of Arithmetic and Logic Operation Instructions	5
3	Binary Addition and Subtraction	: 2
4	Branch Instructions and Program Loops	23
5	Stack and Subroutines	30
6	Rotate, Shift Instructions, and Multiplication Routines	36
7	Binary Division Routine	42
9	BCD-to-Binary Conversion Program	52
10	Square-Rooot Program	58
12	Fire Loop Game	71
	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	To Designing Microcomputer Programs 1 Data-Transfer Experiment 2 Basic Applications of Arithmetic and Logic Operation Instructions 3 Binary Addition and Subtraction 4 Branch Instructions and Program Loops 5 Stack and Subroutines 6 Rotate, Shift Instructions, and Multiplication Routines 7 Binary Division Routine 8 Binary-to-BCD Conversion Program

Introduction to Designing Microcomputer Programs

A computer program is an organized series of instructions. The central processing unit will perform a series of logical actions to obtain the desired result.

Before a program is executed by CPU it must be stored in memory in binary form. This type of program is called a "machine language program". This is the only type of language the computer understands. The machine language program is usually represented by Hexadecimal digits. For example, the 8-bit instruction 1010 1111B ( B represents binary ) in the Z80 CPU it can be replaced by ØAFH ( H represents hexadecimal). Interpreting a machine language program is extremely difficult and time consuming for the user. the microprocessor manufacturer divides the CPU instructions into several categories according to their functions. The CPU instructions and registers are usually represented by symbols called "mnemonics". For example, the 280 CPU instruction 70H can be represented by the mnemonic code LD A.L (Load Data into register a from register L). A program written in mnemonic codes is called an "assembly language program." Before an assembly language program can be executed by the CPU, it must be translated into machine language by a special software program called an "Assembler".

Normally a program is written in assembly language. The main advantage of assembly language program over machine language programming is that assembly language programming is much faster to code, the mnemonics makes it much easier for the user to remember the instruction set, and normally the assembler will contain a selfdiagnostic package for debugging programs. The main disadvantage of assembly language programs is that it requires an assembler and microcomputer development system. these two items are very costly. With the MPF-IP microcomputer the user has to translate assembly programs into machine level programs by hand before executing programs.

#### A. Problem Analysis

The software program of a simple problem may be easily designed with a well-defined flowchart. It may also be obtained by revising some existing programs or combining some simple routines. The design of a more complicated programs, such as monitor programs, system control programs or a special purpose program, are usually started after some detailed analysis of the problem has been made. Problem analysis and solution requires a good understanding of the following:

See page (III-3)

- ( 1) Characteristic and requirements of the problem
- (2) Conditions which are known
- ( 3) Input information format and how it is converted
- (4) Output data format and how it is converted
- (5) Type of data and how precise it is
- ( 6) Execution speed required
- (7) CPU instructions and performance
- (8) Memory size
- (9) The possibility that the problem can be solved
- (10) Methods to solve the problem
- (11) Evaluation of the program
- (12) How the resultant program will be disposed




Figure A-1

#### B. Flowchart


A flowchart can be used to indicate the behavior of algorithms by suitable graphs. Once the complete flowchart has been completed, a full picture of the programmer's thought processes in reaching a solution to the problem may be followed. Flowcharts are especially important in program-debugging. It is an important part of the finished program. It may help other people to understand the exact algorithm used by the programmer.

Two levels of flowcharts are often desirable:

System flowchart -- showing the general flow of the program

Detailed flowchart -- providing details that are of interest mainly to the programmer.

Usually, a complicated program is introduced using a system flowchart outlining the program, and then a detailed flowchart is presented. The advantage of a flowchart is that it emphasizes the sequential nature of steps by using arrows pointing from each step to its successor. Various symbols are used to indicate the operation that is to be performed at each step. Figure 2-A-2 gives some standard symbols used in flowcharts:



#### C. Program Design

There are many types of programs. Programs for mathematical equations, conversion of input and output signals, coding and decoding of the program data, peripheral device drives, etc. are example of simple programs. Assembler, monitor and system control programs or special purpose applications are examples of more complicated programs. The following items are usually considered in program design:

- (1) Acquisition of input signals or data
- (2) Generation or conversion of output signals and data
- (3) Logical analysis and calculations in the main program
- (4) Relation between the main program and subroutines
- (5) Use of internal registers
- (6) Memory allocation of the main program
- (7) Memory allocation of subroutines
- (8) Memory allocation of data tables and indexed addressing methods
- (9) System initialization and constants in the program
- (10) Definition of the variables in the program
- (11) Consideration of timing sequences and program execution speed
- (12) Limitations of memory size
- (13) Length and precision of data
- (14) Availability of documents and references
- (15) Other special items

#### D. Program Writing

In this book, the programs are written mainly in assembly language. Here only the format of the assembly language program is given.

A statement in the program is composed of four parts : Label, Opcode, Operand and Comment. An example is shown below

LABEL	OPCODE	& OPERAND	COMMENT
DTB4	LD	B,16	
DB3	SRL	н	
	RR	L	
	RR	D	
	RR	E	; ROTATE HL DE RIGHT
	LD	А,Н	
		DB1	
	LD	H,A	; CORRECT H
		A,L	
	CALL		
		L,A	; BINARY CORRECT L
		DB3	
	RET		
BINAR	Y CORREC	T ROUTINE	
DB4	BIT	7,A	
	JR	Z,DB1	; IF BIT 7 OF A = 1, SUB FROM $30H$
	SUB	ЗЙН	
DB1	BIT	3,A	
	JR	Z,DB2	; IF BIT 3 OF A = 1, SUB FROM Ø3H
	SUB	3	
DB2	RET		

Sometimes, a program statement without a comment is not easy to understand. The comments in the statements are very important especially for a complicated program. Statements with a label and comment field are more convenient for calling and debugging.

8A

#### E. Program Assembly

Using the resident assembler in a microcomputer system is an effective way to assemble the source program. However, a beginner or a proram designer not familiar with the microcomputer development system must assemble his/her program by hand. The usual procedure for hand assembly is:

- (1) Translate each instruction (mnemonic) into the machine code by looking it up in the conversion table. The comment field of each statement is ignored.
- (2) After deciding the starting address of the program. Assign an appropriate address to the first byte of each instruction. The exact number of bytes needed must be reserved including space for instructions such as JR, DJNZ, and destination addresses of instructions JP, CALL, etc.
- (3) Calculate the relative displacement and put it in the assembled program. A simple formula for calculating the relative displacement is:

displacement = (destination address) - (next instruction address)

If the calculated result is positive, then it is the desired value. If the calculated result is negative, then subtract the result from 100H (i.e. take its 2's complement) and the final result is taken as the operand of this instruction. For instance, in the program listed above, the instruction DJNZ DB3 at address 0014H is first translated into 10xx and then the xx value is calculated.

xx = 0002H (destination address) - 1016H (next instruction's address) = -14H (negative value) xx = 100H - 14H = 0ECH

Therefore, the instruction DJNZ DB3 must be translated into 10EC. In addition, the instruction JR Z, DB 1 at address 0019H is first translated into 28xx, and then the xx value is calculated.

xx = ØØlDH (destination address) - ØØlBH (next instruction's address) = 2 H

The instruction JR Z, DB 1 must be translated into 2802.

The translated machine language is given below:

Machine Address Language Label Opcode & Operand Comment ; \*\* 4 DIGIT BCD TO BINARY CONVERTION ROUTINE \*\* ; EXTRY : BCD DATA IN HL ; EXIT : BINARY DATA IN DE ; REGISTER CHANGED : AF BC DE HL 0000 0610 DTB4 LD B.16 ; B = BIT COUNT 0002 CB3C DB3 SRL н

0004	CB1D		RR	L											
0006	CB1A		RR	D											
0008	CB1B		RR	E	;	RO	ГАТЕ	Н	DI	ΞF	RIC	GHT			
000A	7C		LD	А,Н											
000B	CD1DØØ		CALL	DB1											
000E	67		LD	H,A	;	COI	RRECT	ΓĐ	ł						
000F	7D		LD	A,L											
0010	CD1700		CALL	DB4											
0013	6F		LD	L,A	;	BI	NARY	C	DRR	ECI	r I				
0014	løec		DJNZ	DB3											
0016	C9		RET												
		;													
		; BINAR	Y CORREC	T ROUNTI	ΝE										
0017	CB7F	DB4	BIT	7,A											
0019	2802		JR	Z,DBl	;	IF	BIT	7	OF	Α	=	1,	SUB	FROM	30H
ØØ1B	D63Ø		SUB	ЗØН								-			
ØØ1D	CB5F	DB1	BIT	3,A											
ØØ1F	2802		JR	Z,DB2	;	IF	BIT	3	OF	Α	=	1.	SUB	FROM	ØЗН
0021	D603		SUB	3	·							•			
0023	С9	DB2	RET												

### Experiment 1 Data-Transfer Experiment

Purposes:

- To familiarize the user with the function of data-transfer instruction
- 2. To practise setting the initial value of data
- 3. To practise assembling, loading and executing a program

Time required: 4 hours

- I. Theorectical Background:
  - Most of the data-transfer operation is accomplished by using LD (load) instructions. Data can be transferred in group of 8 bits or 16 bits. Also, instructions such as EX, EXX, PUSH and POP can be used to transfer 16-bit data. Instructions such as LDI and LDIR can be used to transfer blocks of data by moving a series of bytes.
  - 2. A LD instruction must have two operands. The first operand represents the location where data will be stored (register or memory section). This is called its "destination". The second operand represents the original location of the data to be transferred. This is called the "source". For instance, LD A,B indicates that data in register B will be transferred to register A. Register A is the "destination" and Register B is the "source".
  - Data transfer instructions can be used in the following ways:

<ul> <li>(1) register &lt;- register</li> <li>(2) register &lt;- memory</li> <li>(3) register &lt;- immediate</li> </ul>	e.g.				LD HL,BC POP AF
(4) memory <- register (5) memory <- memory (6) memory <- immediate da	e.g. e.g.	LD	(HL),A	;	LD HL,125AH PUSH BC LDIR
	e.g.	LD	(HL),5BH		

II. Experiment 1-1

Write an assembly language program to set the contents of the registers as follows :  $A=\emptyset$ , B=1, C=2, D=3, E=4, H=5, L=6 (use 8-bit LD instruction to transfer one byte of data each time).


- Step 1 Write the assembly language program in the following blank form. The last instruction is RST 38H which returns control of the MPF-IP to the monitor program after executing the whole program.
- Step 2 Key in the source program using the text editor or input mchine code directly to the MPF-IP.
- Step 3 Use the two-pass assembler to assemble the source code to machine code without modifying the default values. Then key in G F B Ø Ø and column to execute the program.
- Step 4 Examine the contents in the A, B, C, D, E, H, L registers. If the values are not stored properly, repeat from step 1.
- \* Table --- from Chinese MPF-IP Manual p.12

Memory	Machine	Assembly
Address	Language	Language
1800H	3E00	LD A,Ø

#### \_FF \_\_\_\_ RST\_38H

III. Experiment 1-2

Write an assembly language program to set the contents of registers as follows: B=12, C=34, D=56, E=78, H=9, L=A (use 16bit LD instruction to transfer two bytes of data each time). Step 1 Same as the step 1 in Experiment 1-1. Step 2 Same as the step 2 in Experiment 1-1. Step 3 Press G F B Ø Ø and  $\overleftarrow{}$  to execute the program. Step 4 Use the v key to check contents of each register. A 16-bit data is composed of two bytes of data. The high-order byte is stored in the higher ordered memory address and the low-order byte is stored in the lower ordered memory address. For instance, the 16-bit data 1234H is stored in addresses 1820H - 1821H in the following way:



Example 1-1 : THE USE OF A LOOP

Write a program to clear the contents of memory addresses FA00H - FA1FH.

Explanation:

- (1) If we use an 8-bit LD instruction to transfer the data to each destination, the single load instruction would be executed for 32 (20H) times. It is more convenient to use the loop method in the program.
- (2) Use register B is generally used as a loop counter. Set register B to 20H before the loop is executed. Use HL as a memory address pointer, and set the starting address FA00H to HL. HL is incremented by one and B is decremented by one for each loop. If B=0, then all loops have been executed; otherwise, run the loop again.

Note

#### (3) The program is given below:

Machine Address Language La	abel Op	pcode & Operand C	Comment
F800		D HL,ØFAØØH;	Set loop counter equal to 32 Set HL equal to the starting address
L	XC OOP LE	OR A ; D (HL),A ;	of memory to be cleared Set A=0 Load 0 into the memory address pointed to by HL
FF	DE	NC HL ; EC B ; R NZ,LOOP ;	Increment HL by 1 Decrement HL by 1 If B not = $\emptyset$ , return to LOOP Return to the monitor program

IV. Experiment 1-3

Enter the program in the Example 1-1, assemble the source code to machine code, execute the program. Then check if the contents of the memory range from FAØØH through FAIFH has been cleared.

V. Experiment 1-4 :

Write an assembly language program to set the contents of memory address FA50H - FA7FH as follows: 0, 1, 2, 3, ....F.

(HINT: Change the loop counter and the value of the starting address. register A is incremented by 'l' in the next loop)

ADDRESS	MACHINE LANGUAGE	LABEL	OPCODE & OPERAND
			+

4

### Experiment 2 Basic Applications of Arithmetic and Logic Operation Instructions

Purposes:

- To familiarize the user with the arithmetic and logic operation instructions
- 2. To understand the memory addressing modes
- 3. To understand the meaning of the register status flag
- 4. To practise arranging data for CPU registers and memory sections

Time Required: 4 hours

- I. Theoretical Background:
- 1. 8-bit arithmetic and logic operation instructions:

The 8-bit arithmetic and logic operations in the Z80 CPU are performed in register A (accumulator). Registers A, B, C, D, E, H, and L can be used as operands in conjunction with register A in the LD instructions. If data are transferred between memory and register A, the memory address can be pointed to by HL, IX or IY registers. The meaning of the following instructions are given in the right-side comment field:

(1)	ADD A	;	Data in register A is added to itself, i.e. the data is doubled shifted left one bit.
(2)	ADC B	;	Register B and the carry flag are added to register A.
(3)	SUB C	;	Data in register C is subtracted from register A.
(4)	SBC (HL)	;	Subtract the data in the memory address pointed to by HL and the contents of the carry flag from register A.
(5)	AND D	;	Logical "AND" of register D and register A.
(6)	OR ØFH	;	Logical "OR" of data ØFH and register A .
(7)	XOR A	;	Exclusive "OR" register A and itself. (Since register A is equal to register A, the result is zero).

(8) INC H ; Increment the contents of register H by 1.
(9) INC (IX) ; Increment the contents of the memory address pointed to by register IX by 1.
(10) DEC C ; Decrement the contents of register C by 1.
(11) DEC (IY+3) ; The sum of the contents of register IY and 3 is used as the memory address pointer. Decrement the contents of memory address IY + 3.

2. Data Addressing Mode

In the above assembly language instructions, the addressing modes used can be summarized below. Other addressing modes can be found in the 280 CPU technical manual.

(1) Register Addressing

Example:

In the instruction ADC A,B, ADC is the opcode which represents what kind of operation will be performed. The character A in the right means that the data will be added to A. The character B at the far right means that the data to be added to A is taken from register B.

- (2) Register Indirect Addressing
  - A 16-bit register is used to store the memory address. Example: In the instruction SBC A,(HL), (HL) does not mean that HL will be subtracted from register A. Instead, the CPU takes the 16-bit data contained in HL as the memory address and then accesses the 8-bit data stored in this memory address. The 8-bit data pointed to by HL is finally subtracted from register A. IX and IY are called index registers. When a memory address is pointed to by IX or IY, an 8-bit byte which is less than +127 but larger than -128 can be added to this register.

For instance, the following two instructions can be used to add the data stored in the memory address pointed to by IX to the 8-bit data stored in the memory address pointed to by IX+2. The result is stored in register A.

LD	A,(IX)
ADD	A,(IX+2)

#### (3) Immediate Addressing

Example : OR ØFH. On the right-hand side of the opcode OR, a hexadecimal number, ØFH, is given. It means that the number ØFH is logically ORed with the contents of register A. Therefore, the data is part of the instruction which is stored in memory. The CPU fetches the data by using the program counter (PC) as a reference address. The following instructions are examples of immediate addressing.

LD	в,8
ADD	A,44H
SUB	A,ØA4H

#### 3. Status Flags

After a logical or arithmetic operation is finished, the result will be stored in register A and some of the status flags (Carry, Overflow, Change Sign, Zero Result, Parity) will also be affected. These status flags will be stored in the flip flops in the Z-80 CPU. These flip flops form a register called the Flag Register. The data in this register can be moved to memory, like data in other registers, by specific instructions (PUSH instruction). Some of the status flags are given below.

(1) Carry Flag

This flag is the carry from highest order bit of the Accumulator. The carry flag will be set in either a signed or unsigned addition where the result is larger than an 8-bit munber. This flag is also set if a borrow is generated during a subtraction instruction. The carry flag can be used as a condition for jump, call, or return instructions. The carry flag also serves as an important linkage in multi-byte arithmetic operations. Three 8-bit data can be connected as a 24-bit data by using carry flag and four 8-bit data can be connected as a 32-bit data.

(2) Overflow/Parity Flag

When signed two's complement arithmetic operations are performed, this flag represents overflow. The 2-80 overflow flag indicates that the signed two's complement number in the accumulator has exceeded the maximum possible (+127) or is less than minimum possible (-128). When an arithmetic operation is performed in the 280-CPU, the number in register A can be assumed to be unsigned data (0 - 25) or signed data (-128 - +127). Thus, either the carry flag or the overflow flag can be affected by the arithmetic operation. The programmer decides which interpretation is desired. The following arithmetic operations are described on the right-hand side.

10101100	<- unsigned number 172 or signed number -84
+) 11101000	<- unsigned number 232 or signed number -24
1 <- 1001010,0	<- unsigned number 148 with carry or signed number -108 but no overflow
01001010	<- signed or unsigned number 74
+) 01000010	<- signed or unsigned number 66
0 <- 10001100 change sign	<- unsigned number 140 but no carry, or signed number -116 but overflow has occurred and the result becomes negative

For logical operations in the Z80-CPU, this flag is set if the parity of the 8-bit result in the accumulator is even. This flag is very useful in checking for parity errors occurring during data transmission. Since carry and overflow will never occur in logical operations, the parity and overflow status can be stored in the same flip flop. This flip flop is called the P/V flag. By testing this flip flop the programmer can check overflow after arithmetic operations and check parity after logical operations.


(3) Zero Flag

If register A is zero after a logical or arithmetic operation, this status will be registered in a flip flop called zero flag. The zero flag can be used as a condition for branch instructions. It is very useful in program looping.

(4) Sign Flag

If the leftmost bit (bit 7) of register A is 1 after a logical or arithmetic operation, the number in register A is interpreted as a negative number. The sign flag is then set to 1. This flag will be ignored if the programmer has assigned the data as unsigned numbers.

(5) The other flags designed for BCD arithmetic are not important for the programmer. The bit positions of the flags discussed above are shown below:



In microcomputers, it is usual to represent the contents of the flag register by two hexadecimal digits. The reader reader has to express this two-digit data with an 8-bit binary number. By referring to the bit positions in the flag register, the reader can obtain the status of the flag. For instance, if the flag register is 3CH, then the sign is positive, the value is non-zero, the parity is even or there is overflow has occurred but there is no carry. To know which flags will be affected by an instruction, the reader has to refer to the assembly language manual. Not all instructions will affect the status flags.

#### II. Example of Experiments

 The following program can be used to add the contents of register D and register E together. The result will be stored in the register pair HL. Load the program into MPF-IP and then execute it. Record the result.

> ØFBØØH ; Starting Address <- ØFBØØH ORG LD A,E ; A <- E A,D ADD ; A <- A + D LD L,A ; L <- A Α,Ø ; A <- Ø LD ADC ; A <- A + Ø + Carry A.Ø ; H <- A LD H,A RST 38H ; Return to Monitor

Preset	Value	Result of Program Execution					
Regis	ster	Register					
D	Е	HL	Sign Zero P/V			Carry	
5AH	A6H						
46H	77H						

2. The following program can be used to add the 16-bit data in memory addresses FA00H - FA01H to the 16-bit value in the register pair DE. The result will be stored in the register pair HL. Load the program into MPF-IP and execute it. Discuss the result obtained.

Preset values of memory: (FAØlH) = ,(FAØ0H) = Preset value of register DE pair = ,

ORG	ØF8ØØH	; Starting address <- 0F800H
LD	A,(ØFAØØH)	; A <- (FA00H)
ADD	A,E	; A <- A + E
LD	L,A	; L <- A
LD	A,(ØFAØ1H)	; A <- (FAØ1H)
ADC	A,D	; $A \leftarrow A + D + Carry$
LD	H,A	; H <- A
RST	38H	; Return to monitor.

#### Result:

Preset values of memor Preset value of regist		=,(FAØØH)	=
result		′	
result	HL Carry	′	
	Zero	′	
		·	
	Overflow	=,	
	Sign	=/	

3. Revise the above program for a subtraction operation.

4. The following program can be used to add the 32-bit data in memory addresses ØFAØØH - ØFAØ3H to the 32-bit data in memory addresses FAØ4H - ØFAØ7H. The result will be stored in memory addresses ØFAØ8H - ØFAØBH. The higher-order byte is stored in a higher address (This is conventional in microcomputer programming)

	ORG	ØFBØØH
	LD	в,4
	LD	IX,ØFAØØH
	AND	Α
LOOP	LD	A,(IX)
	ADC	A,(IX+4)
	LD	(IX+8),A
	INC	IX
	DEC	В
	JP	NZ,LOOP
	RST	38H

Result of program testing:		
Preset memory contents:	(	ØFAØ3H - ØFAØØH ) =
	(	ØFAØ7H - FAØ4H ) =
results of program execution:	(	ØFAØBH → ØFAØ8H ) =
		Flag Register =

5. If the instruction ADC A,(IX+4) is replaced by SBC A, (IX+4), then the above program can be used for a subtraction operation. If the instruction DAA is inserted immediately after the ADC or SBC instruction, then the program becomes a program for decimal addition or subtraction. Load the revised program to MPF-IP and test it.

### Experiment 3 Binary Addition and Subtraction

Purposes:

- To understand how an addition or subtraction operation is performed on a microcomputer.
- To familiarize the reader with software programming techniques.

Time Required: 4 hours

```
I. Theoretical Background:
```

1. In this experiment, we only discuss unsigned binary integer addition and subtraction. For a N-bit binary number, its range is  $\langle 0, 2 + 1 \rangle$ . For instance, if N = 8, the range is  $\langle 0, 255 \rangle$ ; if N = 16, the range is  $\langle 0, 65535 \rangle$ . If the range of the numbers are expressed by hexadecimal digits, the ranges are  $\langle 0, FFH \rangle$ and  $\langle 0, FFFFH \rangle$ , respectively. If the sum of an addition operation is larger than the maximum value that can be represented by N bits, then carry is generated and the carry flag is set. In the subtraction operation, if the subtrahend is more than the minuend, a borrow is generated and the carry flag is set in the high order byte. The set carry bit indicates an incorrect result.

```
Example 3-1:
```

Single byte addition and subtraction.

Addition: 7FH + ADH = 12CH

Ø1111111 -> 7FH +) 10101101 -> ADH 100101100 -> 12CH

```
Carry
```


Subtraction: 7FH - ADH	Subtraction: ADH - 7FH = 2EH
01111111 -) 10101101	10101101 -) 01111111
111010010	000101110

Borrow		Borrow	
The answer	is incorrect	 answer	is correct
( CY = 1	)	CY = Ø	)


Example 3-2

Three-byte addition and subtraction

Addition: 6A7CBDH + 4B65ACH = B5E269H



Subtraction: 854372H - 69ACBFH =




The borrow of the highest-order byte is Ø, thus the answer is correct. In multi-byte subtraction, the correctness of the result depends upon the borrow of the highest-order byte. If the borrow is 1, then the result is incorrect.

2. Order of data stored in memory:

The conventional way of storing multi-byte data in memory is: the lowest order byte is stored in the lowest address and the highest order byte is stored in the highest address. The address of the multi-byte data is usually expressed by its lowest address. For beginning atstance, the number 7325H is stored beginning at memory address A in the following way:


> address A 25 <- low-order byte A + 1 73 <- high-order byte

If the starting address of 4 three-byte numbers stored in memory is A, the data and their addresses can be shown as follows :




3. Design of Addition/Subtraction Programs:

The data used in addition/subtraction operation are stored in memory according to the conventional method given above. The starting address of the augend/minuend is stored in index register IX. The starting address of addend/subtrahend is stored in index register IY. The byte-number of the data is stored in register B. First, clear CY and load the augend/ minuend into the accumulator. Then, use the indexed addressing mode instruction ADC ( SBC ) to proceed with the addition/ subtraction operation. The result is stored in the original address of the augend/minuend. Increment the index registers and compare register B with zero. Repeat the load augend, add, store increment cycle until the B register equals zero. Finally, test the carry flag to check if the result is correct. The only difference between the addition program and subtraction program is that the instruction ADC is used for addition operation and the instruction SBC is used for subtraction operation. The flowcharts and programs are given below for comparison:




The following block diagram is given to demonstrate data transfer in an addition operation.




In the comment field the incrementation of IX can be shown as IX IX + 1 INC IY leads to IY <- IY + 1 In each of frames showing the results of an instruction step the current value pointed to by the index registers are indicated by

index register



When B =  $\emptyset$ , the program execution is completed and the memory becomes



١

<- (IX)



The addition program is given below. By replacing the instruction ADC A, (IY) by SBC A, (IY), the addition program becomes a subtraction program.

<ol> <li>3-BYTE ADDITION (UNSIGNED INTEGE</li> <li>ENTRY; AUGEND ADDRESS IN IX,</li> <li>ADDEND ADDRESS IN IY,</li> <li>EXIT : SUM IN AUGEND ADDRESS</li> <li>.</li> <li>XOR A; CLEAR CARRY FLAG</li> </ol>	R)
4. ADDEND ADDRESS IN IY. 5. EXIT : SUM IN AUGEND ADDRESS 6.	
5. EXIT : SUM IN AUGEND ADDRESS 6.	
6.	
7 ADD3 , YOR A , CIEAR CADDY RIAC	
ADDJ . AOR A ; CLEAR CARRI FLAG	
8. LD B, 3 ; BYTE NUMBER IN	в
9. ADDLP : LD A, (IX)	
10. ADC A, (IY)	
11. LD (IX), A	
12. INC IX	
13. INC IY	
14. DJNE ADDLP	
15. RET	

4. Programming Technique:

From the above examples (3-1 and 3-2), we can see that the multibyte addition/subtraction operation can be accomplished by repeating the single-byte addition/subtraction operation, that is, by the loop operation of single-byte addition/subtraction. In the above program, register B is used as a loop counter. If the byte-number is 4, then 4 is loaded into B initially. Register B is decremented by 1 after each loop operation. The loop ends when  $B = \emptyset$ . The instruction DDNZ is used for conditional jump. When  $B = \emptyset$ , the program no longer executes the jump operation. Since ADC and SBC instructions are used in the programs, the CY is included in each addition/subtraction operation. Therefore, before the first byte additeo/subtraction operation, the carry flag must be cleared (instruction XOR A). The index registers IX and IY are used as address pointers. By incrementing IX and IY,

#### II. Student Exercises:

- Load the above addition program into MPF-IP and store it on magnetic tape.
- Replace the last instruction RET in the program by RST 38H. Load the following data into memory. The starting addresses of augend and addend are assigned as F900H and FA00H, respectively.Execute the program and record the result in the following table.

Augend	Addend	Answer	Check
793865H	ABCEDFH	CY =	
ØØ9543H	AB1236H	CY =	
954717H	ØØ339ØH	CY =	


 Replace the ADC instruction by the SBC instruction. Assign the starting addresses of minuend and subtrahend as F900H and FA00H, respectively. Execute the program and record the results obtained.

Minuend	Subtrahend	Answer	Check
683147H	3367ØØH		
5935ABH	5877FFH		
Ø49677H	F65B79H		-

- 4. Express the data in the above two tables as five-byte data. Change the byte-counter to the proper value and execute the addition/subtraction program.
- 5. Write a program to add the 7-byte data in memory addresses FAØØH - FAØ6H to the 7-byte data in memory addresses F9ØØH - F9Ø6H and then subtract the 7-byte data in memory addresses F940H - F946H from the sum. The final result must be stored in memory with the starting address F9ØØH.


Experiment 3-1:

The carry/borrow flag is used to indicate whether a carry/borrow is generated during an arithmetic or logical operation. If a carry/borrow is generated, then the flag is set to 1. Otherwise, the flag is zero. The carry flag is represented by bit 0 of the flag register.




In other words, the contents of the F register will be an even number if a carry/borrow is generated during the arithmetic or logical operation. If register F is an odd number, then no carry/borrow has been generated. Load the following program into MPF-IP. Execute every instruction by using the Single Instruction method. Observe the variations of register F and record the results in the table.

Address	Machine		Assembly	
	Languag	e	Language	
FBØØH	AF	,	XOR A	A,CY < Ø
FBØ1H	3E7F	2	LD A,7FH	A < 7FH
		3		
FBØ3H	C6AD		ADD 7, ADH	CY,A < A + ADH
FBØ5H	C623	4	ADD A,23H	CY,A < A + 23H
FBØ7H	D613	5	SUB A,13H	CY,A < A - 13H
FBØ9H	D6B3	6	SUB A,B3H	СҮ,А < А – ВЗН
FBØBH	D615	7	SUB A,15H	CY,A < A - 15H
FBØDH	AF	8	XOR A	A,CY < Ø
FBØEH	3E7F	9	LD A,7FH	A < 7FH
FB1ØH	CEAD	10	ADC A,ADH	CY,A < A + A DH + CY
FB12H	CE23	11	ADC A,23H	CY,A < A + 23H + CY
FB14H	DE13	12	SBC A,13H	CY,A < A - 13H - CY
FB16H	DEB3	13	SBC A,B3H	СҮ,А < А - ВЗН - СҮ
FBFBH	DE15	14	SBC A,15H	CY,A < A - 15H - CY
FBIAH	76	15	HALT	



#### Experiment 3-2:

Referring to the operation for of 3-byte addition in example 3-2, write a basic addition program using only three kinds of instructions: XOR A, LD A, (nn) and ADD A, (nn). Assume that the memory addresses of the addend, augend and sum are assigned as follows:



Explanation: In the above example, we see the following rules of addition:

- The addition operation moves from the low-order byte to the high-order byte, the carry generated in the low-order byte addition is added to the next higher order byte.
- (2) The addition operation is executed with the aid of the accumulator. Its result is also stored in the accumulator. Thus to add two bytes together, one byte must be loaded into the accumulator first (using the LD A, (nn<sub>1</sub>) instruction). The other byte is then added to the accumulator (using the ADD A, (nn<sub>2</sub>) instruction or the ADC A, (nn<sub>2</sub>) instruction). The final result is stored in an assigned memory address (using the LD(nn<sub>3</sub>), A instruction).

### Experiment 4 Branch Instructions and Program Loops

Purposes:

- To familiarize the reader with the applications of conditional and unconditional branch instructions.
- 2. To familiarize the reader with the technique of designing program loops.
- 3. To practise using status flags in decision-making.

Time Required: 4 hours

- I. Theoretical Background:
  - 1. Program Counter:

The program counter (PC) is an important 16-bit register in the CPU. When the voltage level of the RESET pin (pin 26) of the CPU drops to Ø and then rises to 1 (by pressing the RS key), the PC will be cleared to ØØØØH. The program execution is then started from address ØØØØH according to the clock pulses supplied by the system hardware. Once the CPU has fetched one byte of each instruction from memory, the PC will be incremented by one automatically. (The internal control circuit in the CPU determines how many bytes are contained in the instruction after the CPU has fetched the first byte of the instruction. The instruction will be executed only when the PC has been incremented by the number of bytes in the instruction by the instruction for execution, starting from the low memory address.

2. Branch Instructions:

At any address, the PC can be changed to another address if the programmer doesn't want the program executio to continue sequentially (For instance, when there is no memory beyond that address or the program is not stored in that area). The program then jumps to another address and continue its execution. For example, the following assembly language means that the PC will be changed to 1828H after this instruction has been executed, and the program execution continues from address 1828H.

LD PC, 1828H (This instruction is illegal in Z8Ø assembly language.)

Actually, in assembly language, JP (Jump) is used to indicate the change in sequence of program execution. The instruction has the same meaning as LD PC, FØ28H

JP FØ28H

3. Conditional Branch Instructions:

A conditional branch instruction performs the jump operation if some specified conditions are met. These conditions are all dependent on the data in the flag register. This function makes the microcomputer capable of responding to various external conditions. It is also an indispensable tool for designing program loops. The actions of the following instructions are described in the comments to the right of the instruction:

- CP 10H ; Compare the accumulator with 10H and set the proper flag.
- JP 2, F028H ; If the zero flag is set, i.e. A = 10H, then jump to address F028H and continue the program execution.
- JP C, 245AH ; If the carry flag is set, i.e. A < 10H, then jump to 245AH to execute other program.
- ADD A,B ; Otherwise, i.e. A > 10, continue the program execution.

The condition of a conditional branch instruction is written after JP:

(l) JP	C, XXXX	;	If there is a carry, or carry flag = 1, then jump to XXXX.
(2) JP	NC, XXXX	;	If there is no carry, or carry flag = Ø then jump to XXXX.
(3) JP	z, xxxx	;	If zero flag = 1, or the result of previous operation is zero, then jump to XXXX.
(4) JP	NZ, XXXX	;	If zero flag = 0, then jump to XXXX.
(5) Jp	PE, XXXX	;	If parity flag = 1 (even parity), or there and an overflow in the previous arithmetic operation, then jump to XXXX.
(6) JP	PO, XXXX	;	If P/V flag = Ø (odd parity or no overflow) then jump to XXXX.

(7) JP	P, XXXX ;	<pre>If sign flag = Ø (the sign of result of previous operation is positive) then jump to XXXX.</pre>
(8) JP	M, XXXX ;	If sign flag = 1 (negative) then jump to XXXX.

### 4. Jump Relative:

To reduce the memory space occupied by the program and also reduce the cost of the microcomputer system, the Z80 microcomputer can use relative addresses to specify the displacement of a program jump. Since most displacements in a jump are within the rage between +127 and -128, a one byte number can be used to indicate this displacement. One byte of memory is saved for each jump operation compared with the two-byte absolute address in JP instructions. The operations of the following instructions are described in the commands to the right of the instruction.

- JR 10H ; Jump forward 10H (16) locations from the present program counter (the address of the next instruction). Actually, the address of the next instruction to be executed is obtained by adding 10H to the present PC.
- JR C,FOH ; If carrry flag = 1, then jump backward lØH (16) locations from the present program counter. Since the leftmost bit of FOH is 1, it is recognized as a negative number (its 2's complement is lØH).
- JR NC,7FH ; If carry flag = Ø, than jump forward 127 locations (maximum value)
- JR Z,80H ; If zero flag = 1, i.e. the result of the previous operation is zero, then jump backward 128 locations. 80H (-128) is the minimum negative number that can be used in a relative address.

From the above examples, we can see that a positive relative address means jumping forward. The largest displacement then is 7FH (+127). A negative relative address means jumping backward. Its largest displacement is 80H (+128). The displacement is always measured from the address of the next instruction's op code. Relative jumps can be unconditional or conditional. The conditional jump depends on the status of the carry or zero flag. In the Z80 system, the data in the sign or P/V flag cannot be used as the condition of a relative jump.

#### 5. Program Loop:

-- - - ----

One of the important advantages of a computer is that it can repeat the steps in a repetitive task as many times as is necessary to complete the task. This is accomplished by using a program loop. Looping is a very powerful tool in program design. A basic program loop must contain the following:

- A loopss counter preset with the number of loops to be executed. Usually, a CPU register is used as a loop counter. Of course, memory can also be used as a counter.
- (2) The loop counter is decremented by 1 after one cycle of the loop has been executed. After each cycle the value of the loop counter must be checked. If the counter is not Ø, then the loop repeats until the loop counter equals to Ø.

The following program can be used to add the 8-bit data in memory addresses 1900H - 190FH and store the result in the DE register pair. This is a typical application of a program loop.

.

	LD C,10H	;	Use register C as the loop counter. Since sixteen bytes data are to be added together, lØH is preset in C.
	XOR A	;	Clear the accumulator
	LD HL,1900H	;	Use the HL register pair as the address pointer. The contents of the memory pointed to by HL will be added to register A. The first address is 1900H.
	LD D,A	;	Register D is used to store the carry generated during the addition operation. Clear Register D.
xx	ADD A,(HL)	;	Add the contents of the memory address pointed to by HL to Register A. This instruction will be repeated 16 times. XX is assigned as the label of this instruction's address.
	INC HL	;	Increment HL by 1. The new HL points to the next byte in data memory to be added to Register A.
	JR NC,YY	;	If no carry is generated, jump to address YY to continue program execution.
	INC D	;	If a carry is generated, add this carry to Register D.

YY	DEC C	;	Decrement register C by l.
	JR NZ,XX	;	If the result is not zero (zero flag = Ø), the program loop has not finished. Jump to XX to repeat the loop.
	LD E,A	;	If zero flag = 1, then all data have been added together. Load A into E, the answer will be stored in the DE register pair.

END

There are various methods of designing a program loop. Try to design the program loops described in the following illustrations.

- II. Example Experiments:
  - 1. A program loop with a loop number of less than 256 : If the loop number is less than 256, register B is recommended as the loop counter. At the end of the loop, the DJNZ instruction can be used to decrement register B. If the result is not zero, jump to the assigned location using the relative jump method to continue the program execution. Try to analyze the following program and verify its function by loading it into the MPF-IP and executing it.

	ORG	ØFØØØH
	LD	HL,ØFAØØH
	LD	в,20н
r →LOOP	LD	(HL),A
	INC	HL
	— DJNZ	LOOP
	RST	38H

### Experimental result:


- (1) Preset register A to  $\emptyset$  and then execute the above program Results: Contents of memory addresses F900H - F91FH: Contents of memory address F920H:
- (2) Preset register A to 55H and execute the above program. Results:
- (3) Preset register A to 64H and replace the second instruction LD B,20H by the instruction LD B,0 . Execute the program again. Results: Contents of memory addresses F900H - F9FFH:

#### Discussion:

2. Nested loops:

In a more complicated program, a loop can be totally nested or embedded inside another loop. The following program can be used to divide the 256 bytes of data stored in memory into 19 groups. The starting address of the memory is F900H. Put the contents of each group of data in the form of a hexadecimal number:

Ø.....(lst set), l.....(2nd set), 2.....(3rd set),.....F..... (19th set).



- Translate the above program into machine language and then load it into the MPF-IP. Execute the program. Results:
- (2) Revise the above program such that the 19 bytes of the first group are all "F", and the 16 bytes of the last group are all "0".
- 3. A program loop with loop number larger than 256: If the loop number is larger than 256, a 19-bit register can be used as the loop counter. But, in the Z80 system, incrementing or decrementing a 16-bit register can not affect the status flag. Thus, some auxiliary instruction is used to determine whether the loop counter is zero. The following program is supposed to be able to set all data in RAM F980H FAFFH to AAH. Try to find the errors in this program and correct them. Load the correct program into the MPF-IP and record the result of the program execution.

	ORG	ØFØØØH
	LD	BC,Ø18ØH
	LD	HL,ØF98ØH
LOOP	LD	(HL),ØAAH
	INC	HL
	DEC	BC
	JR	NZ,LOOP
	HALT	

- 4. A program 'loop without a down counter : A program loop need not use a down counter. The function of the down counter can be replaced by using an up counter or using the method of address comparision or data comparison. Study the method used in the following program loops. Load the programs into MPF-IP and execute them.
  - (1) Move the data string in the memory (RAM) section with starting address FA00H to the memory (RAM) section with starting address F900H. The movement will be terminated when data 0FFH is found.

1000	ORG LD LD	ØFØØØH HL,ØFAØØH DE,ØF9ØØH
LOOP	₽Ð LD CP JR	A,(HL) (DE),A ØFFH Z,EXIT
	INC	HL
	INC	DE
	JR	LOOP
EXIT	RST	38H

(2) Replace all the data stored in the memory section starting from the address pointed to by HL to the address pointed to by DE by their corresponding 2's complement. In testing the program, the values of HL and DE must be preset first. The value of HL must be larger than that of DE.

	ORG	ØFØØØH
LOOP	LD	A,(HL)
	NEG	
	LD	(HL),A
	INC	HL
	AND	А
	SBC	HL,DE
	ADD	HL,DE
	JR	NZ,LOOP

# Experiment 5 Stack and Subroutines

Purposes: 1. To understand the meaning and applications of the stack. 2. To understand the designing techniques and applications of subroutines.

Time Required: 4 hours


- [. Theoretical Background
  - 1. Stack: In program design, a stack is recognized as a memory section which has only one port for input and output. Data are written in or retreived from stack via this port. The first data placed in stack is said to be at the bottom of stack. The data most recently placed in stack is said to be at the top of stack. Thus, a stack is also called a last-in first-out memory. A stack can be constructed by hardware shift registers or general RAMS. In the 280 microcomputer system, the programmer can assign a region of RAM as the stack. To define a stack at the top of RAM, the highest address of RAM is incremented by 1 and then loaded into the stack pointer (SP) in the CPU. The following program and diagrams illustrate the operation of stack.

Instruction Number		Instruction	Comment
trande f	(1)	LD SP <b>,0FEA0H</b>	; Stack pointer is set to ØFEAØH, i.e. the RAM section with address less than or equal to FEAØH is assigned as stack.
	(2)	DEC SP	; Decrement SP by 1. Stack pointer is at FE9FH, i.e. at the bottom of stack.
	(3)	LD (SP),H	; Load the contents of register H into memory (RAM) address FE9FH.
	(4)	DEC SP	; Decrement SP by 1 again.
	(5)	LD (SP), L	; Place the contents of L at the top of stack (i.e. above H).
	(6)	DEC SP	
	(7)	LD (SP),A	; Place the contents of A at the top of stack (i.e. above L).
	(8)	DEC SP	
	(9)	LD (SP), F	; Place the contents of F at the top of stack (i.e. above A).
		•	
		•	
		•	
		•	

(20)	LD C, (SP)	; Pop one byte of data from the top of stack and move it to register C.
(11)	INC SP	; Increment SP by 1. SP is moved towards the top of the stack.
	LD B,(SP) INC SP LD E,(SP)	; Pop data from the top of stack. ; Increment SP by 1 again. ; Pop data from the top of stack and move it to register E.
	INC SP LD D,(SP)	; Pop data from the top of stack and move it to register D. This data is the first one that is stored in stack. ; SP is at the initial value.

RAM

RAM



Push data onto the stack

Pop data from the stack

From the above illustrations of stack operation, we can see that data can be stored in RAM by using SP as the pointer. SP is decremented by 1 whenever one-byte of data is stored in and the stack area becomes larger. The SP will be incremented by 1 whenever one-byte data is retrieved from the stack area and the stack area becomes smaller. The process of decrementing SP (pushing data onto stack) or incrementing SP (popping data out of stack) can be accomplished automatically by special hardware design. A stack can also be used to store a 16-bit address (or data). In the Z80/8085 system, there are instructions to push a 16-bit register pair onto stack and pop a 16-bit data out of stack. During each operation, SP is decremented or incremented by 2. The following program is equivalent in function to that of the program given above.

LD SP,	ØFEAØH	; Same as 1st instruction.
PUSH	HL	; Same as no. (2)(3)(4)(5) instructions.
PUSH	AF	; Same as no. (6)(7)(8)(9) instructions.
POP	BC	; Same as no. (10)(11)(12)(13) instructions.
POP	DE	; Same as no. (14)(15)(16)(17) instructions.

Instructions PUSH and POP can be used to temporily store data in registers and also used to transfer register data. An example is given below.

PUSH POP PUSH AND	BC IX HL A	; Move the 16-bit data in BC to IX
SBC POP	HL,DE HL	; Compare HL with DE to generate status ; flags. The value of HL is kept ; unchanged.

It is a very important that the number of PUSH instructions be equal to the number of POP instructions in the stack operation.

2. Subroutine:

Programs for arithmetic (addition, subtraction, multiplication or division), keyboard and display control, etc are often used as part of a large program in practical applications. If the programmer rewrites these small programs everytime he needs them, the whole program would be very tedious to write. To save memory space for the program and reduce errors, subroutines are often used in a large program. Instructions CALL and RET are used to manipulate the subroutines. The subroutines can be executed unconditionally or according to the conditions of flags. The instruction CALL in the main program is used to call the subroutine. Its function consists of two operations which are illustrated below.


CALL ØFA38H ; Call the subroutine stored in address ØFA38H. Equivalent to PUSH PC ; Push the current program counter onto stack. JP ØFA38H ; Jump to address FA38H and continue the program execution.

RET instruction does'nt need an operand (1 byte instruction), it is the same as 'POP PC' instruction.

32

RET	; Return to original program and continue to execute.
Equivalent to	; Retrieve 16-bit data in stack and load into PC, then ececute program according PC ; contents.
POP PC	

Calling a subroutine is an important step in a program. Subroutines in a program can be in a nested form that is a subroutine can be another subroutine. The relationship is shown below:



Usually, subroutines are written by a specialist. The user only has to understand its calling rocedure. If the subroutine is written by the user himself, the following items must be considered in the design:

- (1) An easily-remembered name must be chosen for the subroutine.
- (2) How to get the data required in the subroutine before executing the subroutine.
- (3) How to express the result after executing the subroutine.
- (4) Which register will be changed after executing the subroutine.
- (5) How much memory will be occupied by the subroutine and how much time is needed for the CPU to execute the subroutine.

The following must also be considered when a subroutine is called by the main program:

- Registers that should not be changed by the execution of the subroutine must be pushed onto stack before calling the subroutine.
- (2) How the results obtained from the subroutine execution will be transmitted by the main routine (the calling routine).

The following listing is a sample subroutine named MADD. It can be used for multi-byte BCD addition.

LOC	OBJ CODE	2 ; ENTRY: 3 ; 4 ; 5 ; EXIT : 6 ; REG. CH	LISTING PAGE 1 ATEMENT ASM 3.0 TIBYTE BCD ADDITION ROUTINE *** HL POINTS TI LOW ORDER BYTE OF AUGEN DE POINTS TO LOW ORDER BYTE OF ADDEN B = BYTE NUMBER, 1 BYTE = 2 BCD DIGI IX POINTS TO LOW ORDER BYTE OF RESUL ANGE : AF,B,HL,DE,IX USED : 15 BYTES	D D T
FBØØ	AF	9 MADD X	OR A ; CLEAR CARRY FLAG	
FBØ1	1A	10 MADD1 L	D A, (DE)	
FBØ2	86	11 A	DD A,(HL)	
FBØ3	27	12 D	AA	
FBØ4	DD7700	13 <sup>.</sup> L	D (IX),A	
FBØ7	13	14 I	NC DE	
FBØ8	23	15 I	NC HL	
FBØ9	DD23	16 Į	NC IX	
FBØB	10F4	17 D	JNZ MADD1	
FBØD	С9	18 R	ET	

Two 4-byte BCD data are stored in the memory with starting addresses at  $\ensuremath{\textit{0FA00H}}$  and  $\ensuremath{\textit{0FA0H}}$ , respectively. To add the BCD data together and store the result in RAM address FA08H, subroutine MADD is called by the following procedure:

LD	в,	4	;	Set	t Byte I	Numl	ber :	= 4 .		
LD	HL,	ØFAØØH	;	Hl	points	to	the	address	of	augend.
LD	DE,	ØFA4ØH	;	DE	points	to	the	address	of	addend.
LD	IX,	ØFAØ8H	;	IX	points	to	the	address	of	sum.
CALL	MADD	)			-					

## II. Example Experiment:

- (1) Using the instructions for stack operation, write a routine to move the data in HL, DE and BC to HL', BC' and DE', respectively. Load the program into MPF-IP and execute it.
- (2) In the following program, a small loop is embedded in a large loop. The function of this program is to shift all the 8-bit the data in bytes in the address FAllH - FA20H left four bits. Use register B as the loop counter for both snall and large loops. Load the program into MPF-IP and execute it. Discuss the reason why register B can be used as the counter for both loops.

F800		1		ORG ØF8ØØH
F800	Ø621	2		LD B,21H
F8Ø2	21001A	3		LD HL,ØFA4ØH
F8Ø5	C5	4	LOOP1	PUSH BC
F8Ø6	7E	5		LD A,(HL)
F8Ø7	0604	6		LD B,4
F8Ø9	87	7	LOOP2	ADD A,A
F8ØA	10FD	8		DJNZ LOOP2
F8ØC	77	9		LD (HL),A
F8ØD	23	10		INC HL
F8ØE	C1	11		POP BC
F8ØF	1ØF4	12		DJNZ LOOP1
F811	76	13		HALT

- (3) By calling the subroutine given in part I (multi-byte BCD addition routine), write a program to add two 8-byte data stored in memory FA00H and FA08H. The result must be stored in the 8-byte memory starting at 0FA40H.
- (4) Revise the above program for BCD subtraction or multi-byte binary addition/subtraction. Test the program and record the method of revision used.
- (5) Write a subroutine to change the 16-bit data in HL to its 2's complement. Write a main program to change the data in IX and IY to their 2's complements. Load the program into MPF-IP and test it.
- (6) By using the above routine for complementing the HL register pair, write a program to subtract DE from the data in IY and store the result in IY.

# Experiment 6 Rotate, Shift Instructions, and Multiplication Routines

Purposes:

- 1. To understand the use of Rotate and Shift instructions
- To understand the designing techniques and uses of a binary multiplication subroutine.

Time Required: 4 - 8 hours

### I. Theoretical Background:


- 1. The 9-bit data formed by the carry flag and 8-bit data in a register or memory can be shifted one bit left or right by ROTATE or SHIFT instructions. The ROTATE and SHIFT instructions are mainly used for multiplication and division. We multiply a number by rotating and shifting left the bits that constitute a number, while a division operation is done by rotating or shifting right the bits that constitute a number. There are many ways to rotate or shift the bits of a number. So, there are 13 different types of ROTATE and SHIFT instructions. Please refer to the MPF-IP User's Manual, Appendix C. The mnemonic codes of these instructions are described below.
  - (1) If the leftmost character of an instruction is "R", it is a "ROTATE" instruction. Such instructions can be used to rotate the 9-bit data (formed by 8-bit data and carry flag) left or right one bit, e.g. RLCA, RL, RRA, etc. If the leftmost character is "S", then it is a "SHIFT" instruction. All the 9-bits of the data are shifted left or right by one bit. The bit shifted out from one side will not be moved in from other side. Examples of such instructions are SAL and SRL.
  - (2) If the second character from the left is "R", it means "shift right" or "rotate right". Instructions RR, SRL, RRCA, etc. are examples. If the second character in the left is "L", it means "shift left" or "rotate left". Instructions RL, SLA, RLCA, etc. are the examples.
  - (3) The meaning of the third character is more complicated, but it can be summarized as follows:

- (a) In ROTATE instructions: The third character "C" represents the circular rotation of 8-bit data, carry flag is not included. The third character (or the fourth character) "A" means that this instruction is operated with the accumulator. Instructions RLA, RRA, RLCA and RRCA are examples. The third character "D" indicates the shift operation on decimal or hexadecimal numbers, for example, RLD and RRD. These instructions are designed to rotate the memory pointed to by HL left or right one digit (4 bits) The digit entering from the left or right direction comes from bit  $\emptyset$  - bit 3 of the accumulator. The digit moving out from the other side is sent to bit  $\emptyset$  - bit 3 of the accumulator.
- (b) In SHIFT instructions:

The third character "A" indicates "Arithmetic Shift". Binary data shifted left means multiplying it by 2. Binary data shifted right means dividing it by 2. Two of these instructions are SLA and SRA. Because bit 7 is assigned as "sign bit" and the sign of the data is not changed by these operations, the leftmost bit (bit 7) must be kept unchanged. The third character "L" means "logical shift". Instruction SRL is an example. In these operations, a "0" is always moved to bit 7 from the left direction.

### 2. Binary Multiplication:


The operation of unsigned binary multiplication can be accomplished by shifting the binary number left or by a program loop of addition. An example of binary multiplication by hand-calculation is illustrated below.



In the above calculation, one bit of the multiplier is checked. If that bit is 1, the multiplicand is copied as the partial product. If that bit is 0, 0000 is given instead. The position of the partial product is arranged such that the least significant bit of the multiplicand is aligned with the bit of the multiplier being checked. In this example, multiplicand and multiplier are both 4-bit data. Thus, it is necessary to repeat the operations of checking, shifting and addition four times. Similarly, the operations must be repeated 8 times for 8-bit data multiplication and 16 times for 16-bit data multiplication. In the left-hand side calculation given above, the bit-checking process starts from the least significant bit of the multiplier. In the right-hand side calculation, the bit-checking process starts from the most significant bit. But the results of the two calculations are identical. The program of binary multiplication for microcomputers can be designed by a method similar to the above calculation.

- Example: Multiply the 8-bit data in register E by the 8-bit data in register A. The product is stored in the HL register pair.
- Answer: Specific registers have been assigned to store multiplicand, multiplier and product according to the characteristics of the Z80 instruction set. Using the calculation algorithm given in the right-hand side of the above example, the program is designed as follows.
- 1. In the above hand calculation, the bit-checking process starts from the least significant bit. A program loop can be employed in the example. The multiplier is 8-bits long, thus the loop number is equal to 8. In every loop execution, the bit being checked (in register A) can be shifted into the carry flag by the RLCA instruction. Then, according to the condition of the carry flag, we can decide what will (or will not) be done next.
- 2. If the first bit checked (the leftmost bit) is 1, the partial result is actually obtained by shifting the multiplicand left (n-1) bits, where n is the number of bits in the multiplier. The other partial results are obtained by shifting the partial products left (n-2) bits, (n-3) bits,...., etc. In this example, no other registers are required to store the partial results. Each partial result can be added directly to the HL register pair.
- 3. From the above description, we can see that the partial products must be shifted left (n-1) bits, (n-2) bits, (n-3) bits,...,etc. Since the bit-checking is also moving left in the process, we can generate a new intermediate result by immediately adding each partial product to the previous intermediate result. This method is more efficent and is used in the following program flowchart.

## 4. Register Assignments:



```
MP8 LISTING
```

LOC OBJCODE STMT SOURCE STATEMENT ASM 3.0 1;\*\*\*MULTIPLY\*\*\* 2:ENTRY: 3 ;MULTIPLER IN E 4 ;MULTIPLICAND IN A 5;EXIT: 6 ; PRODUCT IN HL 7; REG CHANGE : B, D, HL 8; MEMORY BYTE : 14 9; EXECUTION TIME :<395 CLOCK / 221.2 uS. 10; 11MP8: FB00 0608 12MULTI LD B,8 ;SET BYTE COUNTER=8 FBØ2 16ØØ 13 LD D,Ø FBØ4 62 14 LD H,D 15 FBØ5 6A LD L,D CLEAR D, HL REGISTER 16 LOOP ADD HL,HL FBØ6 29 ;SHIFT HL LEFT FBØ7 Ø7 ;ROTATE BIT 7 OF "A" INTO 17 RLCA CARRY FLAG FBØ8 3001 18 TEST CARRY FLAG JR NC, NADD FBØA 19 ;ADD DE TO HL 19 ADD HL,DE FBØB 10F9 20 NADD DJNZ LOOP ; END? FBØD C9 21 RET

# II. Example Experiments:

 The following program can be used to shift the 32-bit data stored in the HL and DE register pairs, which are adjacent, right one bit (or divide the data by 2). Load the program into MPP-IP and test it. Next, revise the program such that it can be used to shift the 32-bit data left one bit (or multiply it by 2).

ORG	ØF800H
SRA	н
RR	L
RR	D
RR	E
RST	38H

- 2. Write a program to shift the 32-bit data, stored in RAM addresses FAØØH - FAØ3H, left five bits (or multiply it by 20H). Load the program into MPF-IP and test it. The starting address of the program is assigned as FBØØH.
- 3. Using the RLD instruction, write a program to shift the BCD data, stored in RAM addresses FAØØH - FAØ3H, left four bits. The starting address is assigned as F83ØH. Load the program into MPF-IP and test it.
- 4. The following program can be used to multiply the 16 bit data stored in the DE register pair by the contents of register A. Load the program into MPF-IP and test it. Compare this program with the program given in Theoretical Background. Discuss the advantages and disadvantages of this program.

MPY8	LD	BC,800H
	LD	H,Ċ
	LD	L,C
M1	ADD	HL,HL
	RLA	
	JR	NC,M2
	ADD	HL,DE
	ADC	A,Ċ
M2	DJNE	MÌ
	RST	38H

5. Write a program to multiply the 32-bit data stored in RAM addresses FA00H - FA03H by the 32-bit data stored in RAM addresses FA04H - FA07H. The product must be stored in RAM addresses FA08H - FA0FH.

# Experiment 7 Binary Division Routine

Purposes:

- To understand how to write a binary division subroutine for a microcomputer.
- To familiarize the reader with the technique of software programming.


Time Required: 4 - 8 hours

### I. Theoretical Background:


1. Binary division by hand-calculation:

The following example will be used to illustrate the detailed procedure of binary division. Divide lll01101 by 00010100

(1) Write the dividend on the right-hand side, divisor on the left-hand side, and put the quotient above the divisor.




(2) Shift the dividend and the quotient left one bit.




To compare the dividend and the divisor, place seven zeros after the divisor in the columns beneath the dividend. It can then be seen that the dividend is smaller than the divisor. Therefore put " $\emptyset$ " in the position of quotient.


(3) Continue to test if the dividend is less than the divisor with each shift. If the dividend is still less than the divisor, then put a "0" in the quotient. Otherwise, put a "1" in the quotient and the divisor is subtracted from the dividend. In this example, the dividend and the quotient must be shifted left five bits before a "1" can be put in the quotient. Thus four "0"s and one "1" are put in the quotient in the following way.




(4) Subtract the divisor from the dividend. The difference becomes the dividend.




(5) The dividend and the quotient are shifted left two bits, then a "1" is put in the quotient.



(6) Subtract the divisor from the dividend. The difference becomes the dividend.



(7) Both dividend and quotient are shifted one bit again. Since the dividend is not less than the divisor, put "1" in the quotient.



(8) Subtract the divisor from the dividend, the remainder is placed in the position of the dividend.




- (9) If the remainder is not zero, the division process can be continued, but the result will contain fractions.
- 2. Division Program Design:

For the above algorithm, three memory locations are required to store the dividend, divisor and quotient.

- Example : Write a program to divide the 16-bit data in the DE register pair by the 16-bit data in the BC register pair. The result (quotient) must be stored in the HL register pair and the remainder in the DE register pair.
- Solution: The register assignment has been given in the problem description. The HL register pair can be used as the working register for 16-bit arithmetic subtraction. Shift the 16-bit data in DE left one bit to the HL register pair. Compare HL with BC. If HL is not less than BC, then subtract BC from HL and the carry flag is set to 1 automatically. Otherwise, no subtraction operation is performed and the carry flag will be Ø. Since the right-most bit of DE is now empty, the carry flag is then moved to this position.

The flowchart and the assembly language program are given below.



		2 ;16 BI 3 ;ENTRY	MPF-IP EXAMPLE T DIVISION ROU DIVIDEND IN ' DIVISOR IN 'B	DE'
			RESULT IN 'HL	
		6;	:REMAINDER IN	'DE'
		7 ;REG. 8	CHANG :AF,DE,	HL
FBØØ	AF	9 DIV16	XOR A	CLEAR CARRY FLAG
FBØ1	67	10	LD H,A	
	6F	11	LD L,A	;HL=0
FBØ3	3E1Ø	12	LD A,16	;A = 16,LOOP COUNTER
		13		
				OTATE LEFT 1 BIT
FBØ5	CB13	15 16	RL E	;SHIFT LEFT, STORE PARTIAL RESULT
FBØ7	CB12	16	RL D	IN BIT Ø
FBØ9	ED6A	18		;ROTATE HL LEFT
1005	LDUA	19	ADC HL, HL	ROTATE HE LEFT
		20	IF HL GREAT T	HAN BC, SUBTRACT FROM BC
FBØB	ED42	21	SBC HL, BC	
FBØD	3001	22	JR NC.DV1	,
FBØF	Ø9	23		; IF NEGATIVE, RESTORE HL
		24		
FB1Ø	3F	25 DV1	CCF	PARTIAL RESULT IN CARRY FLAG
FB11	3D	26	DEC A	
FB12	2ØF1	27	JR NZ, DVØ	
		28		
FB14	EB	29	EX DE HL	
FB15	ED6A	30	ADC HL,HL	;STORE LAST BIT OF RESULT
FB17	C9	31	RET	

- (1) Statement 10 and 11 of the program can be replaced by instruction LD HL,0. But this instruction occupies 3 bytes memory and takes 10 clock cycles to execute. Instead, in this example, LD H,A and LD L,A are used (A is cleared to zero by statement 9). They occupy 2 bytes of memory and can be executed in 8 clock cycles.
- (2) Addition and subtraction instructions can be used for "shift left" or "rotation" operations. In this example, instructions ADC HL,HL is identical with rotating the 16-bit data in HL pair left one bit (The bit moved to the carry flag comes from the leftmost bit of register D). The functions of the following instructions are described on the right-hand side.

ADD	А,А	;	Shift register A left one bit; or multiply A by 2.
ADC	А,А	;	Rotate A left one bit
ADD	HL,HL	;	Shift HL left one bit; or double it.
ADC	HL,HL	;	Rotate HL left one bit.
ADD	IX,IX	;	Shift IX left one bit; or double it.
ADD	IY <b>,</b> IY	;	Shift IY left one bit; or double it.

### II. Illustrations of Experiments :

- Load the above program into MPF-IP and then store it on audio tape.
- Replace the last instruction (RET) in the above division subroutine by RST 38H and execute it. Record the obtained results in the following table.

Dividend	Divisor	Answer	Remainder	Check
8686H	ØØ2ØH			
FFFFH	ØØØ3H			
5A48H	Ø142H			
ØH	Ø142H			
1234H	ØH			

- 3. Modify the above program such that the division process can be continued until a 16-bit fractional quotient is obtained.
- 4. Using the above program as a subroutine, write a main program to divide the data in RAM addresses FAØ0H - FAØ1H by the data in RAM addresses FAØ4H - FAØ5H. The result (quotient) must be stored in addresses FAØ0H - FAØ1H.
- 5. Write a program to divide the 4-byte data stored in addresses FAØBH + FAØ3H by the 4-byte data stored in the memory address pointed to by the HL register pair. The result (quotient) must be in addresses FAØBH FAØ3H. The remainder must be stored stored in addresses FAØH FAØ3H.

# Experiment 8 Binary-to-BCD Conversion Program

Purposes:

- To understand the programming techniques of binary-to-BCD conversion and its applications.
- To understand the relation between subroutines and the main program.
- 3. To familiarize the reader with the technique of program writing.

Time Required: 4 hours

- I. Theoretical Background:
  - 1. Methods of binary-to-BCD conversion:

There are several methods for binary-to-BCD conversion. The method given below will be very neat because it uses the DAA instruction. Two memory sections are assigned to store binary and BCD data, respectively. The memory addresses for BCD data are initially cleared to zero. The following process of shifting and checking data is repeated until all binary data bits are shifted left completely: shift the binary data left one bit, and its leftmost bit is automatically transferred to CARRY. The BCD data is then doubled and its rightmost bit-position is filled with the CARRY of binary data.

(1) Preparation:

Store the binary data in RAM with a starting address of FA00H. Assign register D as the byte counter for the binary data, and register E as byte counter for the BCD data. (Since the bit number of the BCD data may be larger than that of the binary data, the value of E is usually not less than that of D).

- (2) Clear the RAM section (starting address at FA08H) for the BCD data.
- (3) Shift the binary data (stored in RAM with starting address at FA00H) left one bit. The leftmost bit is automatically transferred to CARRY Flag.
- (4) Add CARRY to the BCD data (starting address at FA08H) and then double the BCD data.

	th	e original	the bits of binary data have been s memory section. If not, repeat step the program.	hifted out of (3). If yes,
	The ac	tual assemb	oly language program is listed below	•
LOC	OBJ CODE	STMT SOURC	EX001 LISTING SE STATEMENT	PAGE 1 ASM 3.0
		2 ;MULTI 3 ;ENTRY 4 ;EXIT 5 ;REGIS		
		7; E C 8; A B 9; B L	ONTAINS BYTE NUMBER OF BINARY DATA ONTAINS BYTE NUMBER OF BCD DATA CD DATA WORKING REGISTER OOP COUNTER INARY BIT NUMBER	
FBØØ		11 12 13 BINBCD		
BD 4 4	N.F.		BCD DATA BUFFER	
FBØØ FBØ1	AF 43	15 CLEAR 16	•	
FBØ2	21081A		LD B,E ; B=BCD BYTE NUMBER LD HL,1AØ8H	
FBØ5	77	18 CLR	LD (HL), A ;CLEAR MEMORY	
FBØ6	23	19	INC HL ;NEXT ADDRESS	
FBØ7	IØFC	20	DJNZ CLR	
		21		
		22 ;CALCU	LATE BIT NUMBER	
FBØ9	7A	23	LD A,D ;A=BYTE NUMBER	
FBØA	87	24	ADD A,A	
FBØB	87	25	ADD A,A	
FBØC	87	26	ADD A, A ; A=A*8	
FBØD	4F	27	LD C,A ;C=BIT NUMBER	
		28 29 LOOP:		
			BINARY DATA LEFT	
FBØE	2EØØ	31	LD L,Ø ;HL=1A00=BINARY STARTING	ADDRECC
FB10	42	32	LD B,D	ADDRESS
FB11	CB16	33 SHLB	RL (HL)	
FB13	23	34	INC HL	
FB14	18FB	35 36	DJNZ SHLB	
			ARRY & DOUBLE BCD DATA	
FB16	2EØ8	38	LD L 8 ;HL=1A08=BCD STARTING AD	DRESS
FB18	43	39	LD B,E	2250
FB19	7E	40 BCDADJ		
FBIA	8F	41	ADC A,A	
FB1B	27	42	DAA	

FB1C	77	43	LD (HL),A
FBID	23	44	INC HL
FB1E	10F9	45	DJNZ BCDADJ
		46	
FB20	ØD	47	DEC C
FB21	20EB	48	JR NZ,LOOP
FB23	FF	49	RST 38H

2. Assembly Language Programming Technique.

(a) Multiply (or divide) a piece of binary data by a fixed number:

Of course, the standard multiplication (or division) subroutine can be used to multiply (or divide) a binary number by a constant. However, a simple multiplication (or division) can be easily accomplished by shifting, additions or subtraction operations. For instance, in the above program, if the byte number of the binary data is known, then the bit number of the data can be easily obtained by multiplying the byte number by 8. In statements 22 - 27, instruction ADD A,A is used three times for multiplying the data in register D by 8 and then storing the result in register C. If the multiplier is not an exponential of 2, then addition or subtraction instructions must also be used.

Example: Multiply the data in D register by 6 and then store the result in register A. The program can be designed as follows.

LD	A,D	; A = D
ADD	A,A	; A = 2 * D
ADD	A,D	; A = 3 * D
ADD	Α,Α	; $A = 6 * D$

(b) Addressong method for memory on the same page:

A memory address can be pointed to indirectly by a register pair (16 bits). To change a memory address pointed to by a required pair within the same page (each page contains 256 bytes), only a change in the low-order byte of the register pair is required. For instance, in the program listed above, the binary and BCD data are stored on the same page of memory (page 1AH). Since statement 1A assigns the contents of register H as 1AH, only a change in the contents of register L is required to change the pointed address in statements 31 and 38.

## II. Example Experiments:

- Load the binary+to+BCD conversion program listed in part I into MPF-IP and then store it on audio tape for future applications.
- 2. Test the above program:

First, store the byte numbers of binary and BCD data in registers D and E, respectively. Next, load the binary data into RAM, with a starting address at FA00H. Record the obtained result and check if it is correct.

Binary	Hexadecimal	BCD	registers D & E
1000000000	0200H		D = 2, E = 3
	FFFFH		D = 2, E = 3
	10000H		D = 3, E = 4
	5A48347FH		D = 4, E = 6
	2 <sup>32</sup>		$D = 8, E = \emptyset A H$
	2 <sup>63</sup>		D = 8, E = ØAH
	2 <sup>64</sup> - 1		$D = 8, E = \emptyset A H$

- 3. Change the above program to a subroutine format (Replace the last instruction RST 38H by RET). Using this subroutine, write a program to convert the contents of the DE register pair into a BCD number and then store the converted BCD data in the HL register pair. The contents of the DE register pair will not be changed after the program execution. Test the program and write down the complete program in the blanks below.
- 4. Write a program to multiply the binary data in register E (<20H) by 7 and store the result in register A.

# Experiment 9 BCD-to-Binary Conversion Program

Purpuses:

1. To understand the methods of BCD-to-Binary conversion.

2. To familiarize the reader with programming technique.

Time Required: 4 - 8 hours

- I. Theoretical Background:
  - 1. Methods of BCD+to-Binary conversion:


There are also several method for BCD-to-Binary conversion. In this experiment, the simple yet efficient method of shifting and checking is used. The RAMs used for storing the binary and BCD data are adjacent (in a row with the low-order digit on the right side). The BCD data is stored on the left-hand side and the converted binary data is stored on the right-hand side. The conversion procedure is given as follows.

- Assign the bit number of the binary number as N for N program loops.
- (2) Shift the connected data right one bit.
- (3) Check the left-most bit of each digit (4 bits). If the checked bit is 1, then subtract 3 from the corresponding digit.
- (4) Repeat step (2) & (3) N times. The conversion process is then completed.
- 2. Principle of the checking process :

The real purpose of steps (2) & (3) of the above method is to divide the BCD number by 2 and put the remainder in the memory. The principle is illustrated in the following figure.

I	Hund	red':	5		Те	en's			One	e's		Diserve Data
~		<b>`</b>	_							-		Binary Data
800	400	200	100	80	40	20	10	8	4	2	1	
ø	ø	1	1	1	ø	ø	1	ø	1	ø	1	→
			вс	D	Da	ata						

- (1) Each BCD digit contains 4 bits. Shifting the 4 bits of a digit right one bit will divide this digit by 2. For instance, the leftmost digit of the ten's four bits represents 80 if it is "1". If this bit is shifted right, then it represents 40, that is, half of its original value.
- (2) If a "1" is shifted from high a order digit to a lower order digit, the value is reduced to 5 (or 50, 500, ---, etc). However, the resulting BCD code will interprete this bit as 8 (or 80, 800, ---, etc). Thus 3 (or 30, 300, ---, etc) must be subtracted from the resulting BCD number.
- (3) The conversion method can be illustrated by the following hand-calculation.



2	205	1	BIT Ø
2	102	Ø	BIT 1
2	51	1	BIT 2
2	25	1	BIT 3
2	12	Ø	BIT 4
2	6	0	BIT 5
2	3	1	BIT 6
	1		BIT 7
11	.00 C	1101 D	

#### 3. BCD-to-Binary conversion program:

Once the conversion method is decided, it is very easy to design the program. The following program can be used to convert 5-byte (or 10-digit) BCD data stored in RAM into 4-byte binary data. Since the largest value of 4-byte binary data is 4,294,967,295, the BCD number to be converted can not exceed this value. In RAM, the memory of addresses FA00H - FA03H are reserved for storing the binary data (lowest-order byte in FA00H). The memory of addresses FA04H - FA05H are assigned to store the BCD data. Sample programs for BCD-to-Binary conversion and Binary-to BCD conversion are listed below for reference.

PAGE	1	
ASM	3.0	

LOC	OBJ CODE	STMT SOURC	E STATEMENT	-	ASM	3.0
		1 ;*** 2	MPF-IP EXAMPLE	PROGRAM ØØ7 ***		
			DICIT PCD TO BI	NARY CONVERSION		
				RAM FA04H TO FA08H		
		5;		TA IS (4294967295)		
		5 ; 6 ; FYT		IN RAM FAØØH TO FAØ3H		
			. CHG : AF,HL,B			
FBØØ		8	ORG FBØØH	•		
FBØØ	ØE2Ø	9		; PRESET CONV. LOOP = $32$		
1000	0520	FB DBLP:		,		
			IMAL DIVID BY 2			
FBØ2	0605	10		DCD DVMP COUNT - F		
FBØ4	AF	13	XOR A	CLEAR CARRY FLAG		
FBØ5	2108FA	14	LD HL ØFAØ8H	HL POINT TO LEFT BYTEL		
FBØ8	7E	15 CORØ	LD A, (HL)	; CLEAR CARRY FLAG ; HL POINT TO LEFT BYTEL ; TRANSFER DATA TO A REG.		
FBØ9	1F		RKA	RUIALE RIGHT		
FBØA	F5	17		SAVE CARRY FLAG		
			D DIVID CORRECT	ION		
FBØB	CB7F	19	BIT 7,A	;TEST BIT 7		
	2802	20	JR Z,COR1	;TEST BIT 7 ;NO CORRECT IF BIT 7 = Ø ;SUBTRACT FROM 30H IF BI ;TEST BIT 3		
FBØF	D630	21	SUB 30H	;SUBTRACT FROM 30H IF BI	T7 =	- 1
FB11	CB5F	22 CORI	BIT 3,A	;TEST BIT 3		
	2802		JR Z,COR2			
FB15	D6Ø3	24	SUB 3			
		25				
FB17		26 COR2	LD (HL),A	STORE TO MEMORY		
FB18 FB19	2B					
FB19	18EC			RESTORE CARRY FLAG		
FBIA	ISEC	29 30	DJNZ CORØ	;DONE LOOP		
FB1C	0604	31 ;RUIA	TE BINARY RIGHT LD B.4	DINNEY EVOR		
FBIE	CBIE		RR (HL)	;BINARY BYTE = 4		
FB2Ø	2B	34 34	DEC HL			
FB21	18FB	35	DJNZ SHR4			
1	1010	36	DONE DIN4			
FB23	ØD	37	DEC C			
FB24	20DC	38	JR NZ, DBLP			
FB26	C9	39	RET			

			EX007 LISTING PAGE 2
LOC	OBJ CODE		CE STATEMENT ASM 3.0
		40 *E	TE BINARY TO BCD CONVERSION
			TRY:BINARY DATA STORE IN ADDR. FA00H TO FA03H
			IT :BCD DATA STORE IN ADDR. FA04H TO FA08H
			G. CHANG : AF,BC,HL
		45	
		46 BINBC	:D:
		47 ;CLEA	R BCD DATA BUFFER
FB27	21Ø4FA	48	LD HL FAØ4H
FB2A	0605	49	LD B,5
FB2C	3600		LD (HL),0
FB2E	23	51	INC HL
FB2F	10FB	52	DJNZ CLEAR
		53	
FB31	ØE20	54 55 LOOP	LD C,32
			T BINARY DATA LEFT
FB33	68	57	LD L,B ; HL=FA00=BINARY STARTING ADDRESS
FB34	0604	58	LD B,4
FB36	AF	59	XOR A
	CB16	60 SHLB	RL (HL)
FB39	23	61 INC H	L
FB3A	1ØFB	62	DJNZ SHLB
		63	
			CARRY & DOUBLE BCD DATA
FB3C	0605	65	LD B,5
FB3E	7E		J LD A, (HL)
FB3F	8F	67	ADC A,A
FB40	27	68	DAA
FB41 FB42	77 23	69 7ø	LD (HL),A INC HL
FB42 FB43	23 10F9	70	DJNZ BCDADJ
1043	1019	72	
FB45	ØD	73	DEC C
FB46	20EB	74	JR NZ, LOOP
FB48	C9	75	RET

Ø ASSEMBLY ERRORS

## II. Example Experiments:

- Load the two subroutines for BCD-to-Binary and Binary-to-BCD conversion into MPF-IP and then store them on audio tape for future application.
- 2. Replace the last instruction RET of the above subroutines by RST 38H so that control of the microcomputer MPF-IP will be returned to monitor after program execution. Load an arbitrary 5-byte BCD number in RAM address FA04H - FA08H. Convert this BCD data into binary data by using the above program. Check if the result is correct.
- 3. By a method similar to that described in part I (Theoretical Background), write a program to convert the 4-digit BCD data into binary data : The processing must be held within CPU registers and the result will be stored in the DE register pair.

	Assigned Decimal Number	Converted Binary Number	Re-converted Decimal Number
1			
2			
3			
4			
5			

4. Using the binary multiplication routine and the routines for conversion between binary and BCD data, write a program for decimal multiplication. The decimal multiplier and multiplicand must be stored in the HL and DE register pairs, respectively. The result must be stored in RAM addresses FA04H - FA08H. The data in HL and DE must be unchanged after program execution.

# Experiment 10 Square-Root Program

Purposes:

- To understand how the microcomputer calculates the square root of a binary number.
- 2. To practice microcomputer programming.


Time Required: 4 - 8 hours

I. Theoretical Background:


1. Calculating square roots of binary numbers by hand:

There are several methods for calculating the square root of a binary number. The following method for hand-calculation can be easily converted into a microcomputer program. This method is illustrated by calculating the square root of 0100001 (or 81):


(1) Each of the following blocks represents the position for storing data. The original binary number is stored in Y block, the number 0l is permanently stored in P block. X and R blocks are prestored with 0.




(2) Subtract the number formed by the R & P blocks from the number formed by the X and Y blocks. If the result is non-negative, then put 1 at the rightmost position in the R block and shift the original data in the R block left one bit. If the result is negative, then restore the original data in the X & Y blocks and shift the data in R left one bit. In this example, the result of subtraction is positive. Thus, the following result is obtained.




(3) Shift the data in the X & Y blocks left two bits.




- (4) Since the number in the X and Y blocks after the shift process is still less than that in the R and P blocks, thus the data in the R block must be shifted left one bit and a "Ø" is put in the rightmost position. The data in the X and Y blocks remains unchanged.
- (5) Shift the data in the X and Y blocks left two bits.




(6) The new data in the X and Y blocks is still less than the R and P block. Thus, shift the data in the R block left one bit again. An "0" is put in the rightomst position of the R block. The data in the X and Y blocks is also shifted left two bits.



(7) The number in the X and Y blocks is not less than that in the R and P blocks. Subtract the number in the R and P blocks from the number in the X and Y blocks. Shift the data in R left one bit and put a "l" in the left-most bit-position.



(8) Shift data in the X and Y blocks left two bits. Since the the orginal data in the Y blocks has been shifted out completly, the final result is given in the R block.




(9) If the original data in the Y block is not the square root of some integral binary number, then the above method may be continued to find the fractional part of the square root.

### 2. Square root routine


The square root routine can be designed by the method described above. A subroutine for calculating the square root of a 16-bit piece of data is illustrated below.

Example: Find the square root of a 16-bit piece of data stored in the BC register pair. The calculation must be continued till the fractional part of the solution contains 8 bits. The integral part of the solution will be stored in register D, while the fractional part will be stored in register E.

Solution: The CPU registers are assigned as follows:



The original data is stored in registers A and C (Y block). The HL register pair is used as the working area of subtraction operation. The answer will be stored in the DE register pair (R block). The data in the P block is a fixed number, its left-most two bits are 01, i.e. the data in the P block may be written as 01000000 (40H). The program and its flowchart are given below.



				PROGRAM ØØ9 ***
			IT SQUARE ROOT	
			: BINARY DATA	
			: RESULT IN 'D	
		5;		(FRACTION)
			CHANG.AF, BC, DE	
FBØØ	78			;A&C = ENTRY DATA
FBØ1	0610	8		;LOOP COUNTER
FBØ3	2100FB	9	LD HL,Ø	;HL:WORKING AREA
FBØ6	54	10	LD D,H	
FBØ7	5C	11	LD E,H	;DE=Ø,RESULT PRESET TO Ø
FBØ8	D640	12 SQØ	SUB 40H	;A=A-40H,40H IS A FIXED DATA
FBØA	ED52	13	SBC HL,DE	
FBØC	3004	14	JR NC,SQ1	;IS HL > DE ?
FBØE	C640	15	ADD A,40H	
FB1Ø	ED5A	16	ADC HL,DE	; IF NOT, RESTORE A&HL
FB12	3F	17 SQ1	CCF	;PARTIAL RESULT IN CARRY FLAG
FB13	CB13	18	RL E	STORE PARTIAL RESULT
FB15	CB12	19	RL D	; & SHIFT 'DE' (RESULT) LEFT
		20 ;'1	HL.A C' 4 BYTE	SHIFT LEFT TWICE
FB17	CB21	21	SLA C	
FB19	17	22	RLA	
FB1A	ED6A	23	ADC HL,HL	
FB1C	CB21	24	SLA C	
FBlE	17	25	RLA	
FB1F	ED6A	26	ADC HL,HL	
		27		
FB21	1ØE5	28	DJNZ SQØ	;DONE LOOP
FB23	C9	29	RET	

Ø ASSEMBLY ERRORS

II. Example Experiments:

- Load the above program onto MPF-IP and then store it in audio tape for future applications.
- Replace the last instruction (RET) by RST 38H. Prestore a 16-bit data in the BC register pair and then execute the square root program. Write down the result obtained.

Data Prestored in BC	Result of Program Execution	Check
ØØ51H		
0000H		
FFFFH		
4000H		

- 3. Revise the above program such that it can be used for calculating the square root of a 32-bit piece of data. Store the original data in the BC and IX registers. The answer will be stoed in the DE register pair. Only the integial part of the square root is required.
- 4. Using the square root routine and binary multiplication routine, write a program for finding the absolute value of the vector formed by two mutual perpendicular vectors. The length of each vector component can be represented by an 8-bit binary number. These two numbers are stored in the H and L registers, respectively. The result of the program execution will be stored in register D.

 $(D) = \sqrt{(H)^2 + (L)^2}$ 

# Experiment 11 Introduction To MPF-IP Display

Purposes:

- To understand how to use subroutines of the monitor program for designing display pattern.
- 2. To understand how the display is designed.
- To understand the structure and characteristics of a matrix-form keyboard.

Time Required: 4 hours

I. Theoretical Background:

The structure and the characteristics of the MPF-IP display and keyboard are discussed in detail in Chapter 8 of the MPF-IP User's Manual. In Chapter 5, a number of useful monitor subroutines are listed for users' reference. In this experiment, the sample programs will use some of the monitor subroutines to control the display.

### Example 1:

Display 'HELP US' until the SPACE key is pressed. Once the SPACE key is pressed, the CPU will be halted and the red LED lamp will get lighted. The program is shown as below:

```
EXP11.1
LOC OBJ CODE M STMT SOURCE STATEMENT
```

		1 2 3			US', HALT when pressed.
FBØØ		4	,	ORG	ØFBØØH
FBØØ	210EFB	5		LD	HL,HELP
FBØ3	CD86Ø8	6		CALL	PRTMES
FBØ6	CD46Ø2	7	DISP	CALL	SCAN
FBØ9	FE2Ø	8		CP	2ØH
FBØB	2ØF9	9		JR	NZ,DISP
FBØD	76	10		HALT	
		11	;		
FBØE	20202020	12	HELP	DEFM	ı ı
FB14	48454C5Ø	13		DEFM	'HELP US'
FB1B	ØD	14		DEFB	ØDH
		15	:		
		16	PRTMES	EOU	Ø886H
		17	SCAN	EÕU	Ø246H
		18		END	

### Example 2:

Flash 'HELP US'. Because the execution time of the SCAN1 subroutine is 15.67 micro-second, to cause the display flashes 'HELP US' and then blank out alternately, the display buffer pointer - IX - should be changed after the SCAN1 has been executed 32 times. The program is as follows:

EXP11.2

LOC	OBJ	CODE	м	STMT	SOURCE	STATEME	ENT		
				1	Flack	HELP	1161.		
<b>DD</b> a a					;riasi	ORG			
FBØØ		~~		2 3				FBØØ	н
FBØØ	CDB9			3		CALL		LEAR	
FBØ3	2110			4		LD		L,HE	ΓÞ
FBØ6	CDCA			5		CALL		SG	
FBØ9		2CFF		6		LD		X,DI	
FBØD	21D0	16F		7		LD	н	L,BL	ANK
FBlØ	E5			8		PUSH	н	L	
FB11	Ø62Ø	5		9	LOOPl	LD	В	,32	
FB13	CD9B	02		10	LOOP2	CALL	S	CAN1	
FB16	10FB	6		11		DJNZ	L	00P2	
FB18	DDE3			12		EX	(	SP),	ΙX
FB1A	18F5	,		13		JR		00P1	
				14	;				
FB1C	2020	2020		15	HELP	DEFM			•
FB22	4845	4C5Ø		16		DEFM		HELP	us'
FB29	ØD			17		DEFB		DH	
				18	:		-		
				19	BLANK	EQU	6	FDØH	
				20	CLEAR	EQU		9B9H	
				21	DISPBF			FF2CH	ı
				22		EQU		9CAH	
				23	SCAN1	EQU		29BH	
				24	COMUL	END	D.	2 7 0 11	
				24		LND			

If you want to change the frequency at which the display flashes, you can achieve that by changing the times SCAN1 is called. If you intend to change the pattern to be displayed, you can alter the operand following the DEFM pseudo-op.

### Example 3:

Display the ASCII code of the key pressed. Fill "FF" into each memory location of the memory range from FF2C to FF54, the display will blank out when the program is executed. When a key is pressed, the ASCII code of the key pressed will be displayed. The user may compare it with the ASCII\_code table provided in the appendix of MPF-IP\_User's Manual.

						EXP11.3
LOC	OBJ	CODE	Μ	STMT	SOURCE	STATEMENT

		1	;Displa	y ASCII	code:
FBØØ		2		ORG	ØFBØØH
FBØØ	CDB909	3		CALL	CLEAR
FBØ3	DD212CFF	4	LOOP	LD	IX,DISPBF
FBØ7	CD4602	5		CALL	SCAN
FBØA	CDB909	6		CALL	CLEAR
FBØD	CD9AØA	7		CALL	HEX2
FB1Ø	18F1	8		JR	LOOP
		9	;		
		10	CLEAR	EQU	Ø9B9H
		11	DISPBF	EQU	ØFF2CH
		12	HEX2	EQU	ØА9АН
		13	SCAN	EQU	Ø246H
		14		END	

Example 4:

Display the position code of the key pressed. When a key is pressed, the position code of the key pressed will be displayed. The user may compare it with the position code table provided in the appendix of MPF-IP User's Manual. The program is as follows:

						EXP11.4
LOC	OBJ	CODE	М	STMŤ	SOURCE	STATEMENT

		1		y positi	on code:
FBØØ		2 3	;	ORG	ØFBØØH
FBØØ	CDB909	4		CALL	CLEAR
FBØ3	DD212CFF	5		LD	IX,DISPBF
FBØ7	0603	6	LOOPl	LD	в,3
FBØ9	CD9BØ2	7	LOOP2	CALL	SCAN1
FBØC	3ØF9	8		JR	NC,LOOP1
FBØE	1ØF9	9		DJNZ	LOOP2
FB1Ø	CD9BØ2	10	LOCP3	CALL	SCAN1
FB13	38FB	11		JR	C,LOOP3
FB15	CDB9Ø9	12		CALL	CLEAR
FB18	CD9AØA	13		CALL	HEX2
FB1B	CD99Ø3	14		CALL	DECSP
FBlE	18E7	15		JR	LOOP1
		16	;		
		17	CLEAR	EQU	Ø9B9H
		18	DISP	EQU	ØFF84H
		19	DECSP	EQU	Ø399H
		20	DISPBF	EQU	ØFF2CH
		21	HEX2	EQU	ØАЭАН
		22	SCAN1	EQU	Ø29BH
		23		END	

#### Exercises

- 1. Example 1:
  - (a) If you want to change program in Example 1 so that the MPF-IP will display "HELP US" until the "Q" key is pressed, how will you change the program?
  - (b) Try to write a program so that "NESBITT" will be displayed until the carriage return key is pressed. After the carriage return key is pressed, the red LED will get illuminated.
- 2. Example 2:
  - (a) Save the program in Example 2 on casette tape.
  - (b) Execute the program and examine the results.
  - (c) Change the instruction "LD B,32" to "LD B,50H", and then execute the modified program. Examine the results. Explain why the results of the modified program are different from that of the original program?
  - (d) Change the instruction "LD B,32" to "LD B,5", and then execute the modified program. Examine the results.
  - (e) Modify the program by changing the contents of the memory so that "HELP US" is displayed for two seconds on the display and then blanked out for two seconds alternately.
- 3. Example 3:
  - (a) Save the program in Example 2 on casette tape.
  - (b) Execute the program and examine the results.
  - (c) Why does the cursor "A" appear after the ASCII code? How to eliminate the cursor?
- 4. Example 4:
  - (a) Save the program in Example 2 on casette tape.
  - (b) Execute the program and examine the results.
  - (c) Why is the displayed position code not followed by the cursor?
  - (d) What does the position code mean? (You can figure this out by examining the detailed functions of the subroutines SCAN1 and SCAN2.)

# Experiment 12 Fire-Loop Game

#### Purpose:

- To understand how to use a subroutine contained in the monitor program
- 2. To familiarize the reader with programming techniques.

Time Required: 4 hours

- I. Theoretical Background:
  - 1. Monitor Program:

After the microcomputer is powered on, it will execute programs from the designated address. Besides some initialization task (e.g. setting 8255 or selecting I/O mode), a special software program called monitor is used to monitor the presence of data or commands from peripheral devices (e.g. a keyboard, an external switch, a button, a sensor, etc.) If no signal is monitored, then the scanning process continues (using the looping method to search) until a If an input signal is detected, signal input is detected. the input signal is then analyzed and the microcomputer jumps to the service routine to perform the job assigned by After this service routine has been the input signal. executed, the microcomputer returns to scan the peripheral devices.

Since MPF-IP is a general-purpose microcomputer, it has a monitor. The main function of this monitor is to respond to key presses on the keyboard and to display necessary data. Tracing the monitor program will improve your programming skill.

2. Fig. 12-1 is the flowchart of the Fire Loop.




Fig. 12-1 The Flowchart of Fire Loop

		1 2	; ;Segmer	nt illumi	inates on	e by one until KEY-SPACE
		3 4	;is pre ;again.		y other k	ey will resume looping
FBØØ		5 6	;	ORG	ØFBØØH	_
FBØØ	213CFB	7	INI	LD	HL, TABL	
FBØ3	DD212CFF	8		LD	IX,DISP	
FBØ7	CDB909	9	LOOP	CALL	CLEAR	;Clear display buffer.
FBØA	5E	10		LD	E,(HL)	;Get the digit-select data.
FBØB	1C	11		INC	E	;Test repeat code:FF.
FBØC	28F2	12		JR	Z,INI	; If yes, go to INI.
FBØE	1D	13		DEC	E	;Otherwise, get back E.
FBØF	7B	14		LD	A,E	
FB1Ø	87	15		ADD	А,А	
FB11	5F	16		LD	E,A	
		17				ctions get display
		18	;patter			isplay buffer.
FB12	1600	19		LD	D,Ø	
FB14	DD19	20		ADD	IX,DE	
FB16	23	21		INC	HL	
FB17	7E	22		LD	A,(HL)	
FB18	DD7700	23		LD	(IX),A	
FB1B	23	24		INC	HL	
FB1C	DD23	25		INC	IX	
FBlE	7E	26		LD	A,(HL)	
FB1F	DD7700	27		LD	(IX),A	
FB22	DD212CFF	28		LD	IX,DISP	
FB26	ø6ø3	29		LD	B,SPEED	;Using B registr as SCAN1
		30				;counter.
		31	•		4 instru	ctions display the pattern
		32	;for B			
FB28	CD9BØ2	33	LIGHT	CALL	SCAN1	
FB2B	3801	34		JR	C,NSCAN	
FB2D	4F	35		LD	C,A	;Key pressed, save key_code
		36				; in C. Note that, reg C will
		37				;not be changed until next
FB2E	1 4 5 0	38		5 7.1.7		;key is pressed.
FB2E FB3Ø	10F8	39	NSCAN	DJNZ	LIGHT	
FB31	79 FEØ2	40 41		LD	A,C	Beat KRU CRIOR (CONN)
FB33	2803	42		CP JR	02H	;Test KEY-SPACE of SCAN1.
1022	2003	43		JR	Z,STOP	; If yes, decrement HL to get
		44				;the same pattern for display.
		45				Then it looks like stop.
FB35	23	46		INC	HL	;Otherwise, get next pattern.
FB36	23	47		INC	HL	
FB37	23	48		INC	HL	
FB38	2B	49	STOP	DEC	HL	
FB39	2B	50	5101	DEC	HL	
FB3A	18CB	51		JR	LOOP	
		52	;	UN	LUUF	
		53	, CLEAR	EQU	Ø9B9H	
		54	DISPBF	EQU	ØFF2CH	
		55	SCAN1	EOU	Ø29BH	
		56	SPEED	EQU	3	
		57	;	-	-	
FB3C	07	58	TABLE	DEFB	7	;DIGIT 8

LOC	OBJ CODE	M STMT SOU	RCE STATEMENT	r	
FB3D	FEFF	59	DEFW	ØFFFEH	;SEG_a
FB3F	08	60	DEFB	8	;DIGĪT 9
FB40	FEFF	61	DEFW	ØFFFEH	;SEG a
FB42	Ø9	62	DEFB	9	;DIGĪT 10
FB43	FEFF	63	DEFW	ØFFFEH	;SEG_a
FB45	ØA	64	DEFB	10	;DIGĪT 11
FB46	FEFF	65	DEFW	ØFFFEH	;SEG_a
FB48	ØB	66	DEFB	11	;DIGIT 12
FB49	FEFF	67	DEFW	ØFFFEH	;SEG_a
FB4B	ØC	68	DEFB	12	;DIGIT 13
FB4C	FEFF	69	DEFW	ØFFFEH	;SEG a
FB4E	ØC	70	DEFB	12	;DIGĪT 13
FB4F	FDFF	71	DEFW	ØFFFDH	;SEG_b
FB51	ØC	72	DEFB	12	;DIGĪT 13
FB52	FBFF	73	DEFW	ØFFFBH	;SEG_C
FB54	ØC	74	DEFB	12	;DIGĪT 13
FB55	F7FF	75	DEFW	ØFFF7H	;SEG_d
FB57	ØB	76	DEFB	11	;DIGĪT 12
FB58	F7FF	77	DEFW	ØFFF7H	;SEG g
FB5A	ØA	78	DEFB	10	;DIGĪT 11
FB5B	F7FF	79	DEFW	ØFFF7H	;SEG_d
FB5D	Ø9	8Ø	DEFB	9	;DIGĪT 10
FB5E	F7FF	81	DEFW	ØFFF7H	;SEG_d
FB6Ø	Ø8	82	DEFB	8	;DIGIT 9
FB61	F7FF	83	DEFW	ØFFF7H	;SEG_d
FB63	07	84	DEFB	7	;DIGIT 8
FB64	F7FF	85	DEFW	ØFFF7H	;SEG_d
FB66	07	86	DEFB	7	DIGIT 8
FB67	EFFF	87	DEFW	ØFFEFH	;SEG_e
FB69	07	88	DEFB	7	;DIGIT 8
FB6A	DFFF	89	DEFW	ØFFDFH	;SEG_f
FB6C	FF	90	DEFB	ØFFH	;REPĒAT CODE.
		~ 1	DND		

END

EXP12 LOC OBJ CODE M STMT SOURCE STATEMENT

91

#### 3. Further Expriments

- (a) Load the above program into MPF-IP and then store it on audio tape for future applications. Test this program and record the display response.
- (b) Write a program to make the Fire-Loop illuminate counterclockwise.
- (c) Change the contents of FB32. Then pressing space key will not respond as before. Why?
- (d) Change the contents of FB27 and the display will change. Why?
- (e) Write a program that will cause the segments to move in a pattern of your choice.
- (f) Write a program to display "HELP US" for 20 secs, then play the "Fire-Loop Game" 20 times. Then display "HELP US", and play fire-loop game over and over again.

# Experiment 13 Stop-Watch

#### Purpose:

- 1. To illustrate how to use monitor subroutines.
- 2. To practise programming skills.

Time Required: 2 hours

- I. Theoretical Background:
  - The object of this experiment is to design a 2/100 second-based stop-watch. Actually, this is only roughly accurate. The total execution time of the SCANI subroutine is 16.184 msec, plus the time required to perform the delay loop, results in the counter to be added by 2 each time all the instructions of the program are executed. The accuracy varies with the system clock and the number of instructions used in the keyboard/display scan subroutine.
  - 2. The demonstration program calls two monitor subroutines SCAN1 and HEX2 which are located at 29BH and ØA9AH respectively.
  - 3. The counting procedure is halted by depressing a key. This is done by checking the result of SCAN1 routine.




Fig 13-1 Flowchart of stop watch

		1	;STOP-W	ATCH		
FBØØ		2	,5101-4	ORG	ØFBØØH	
FBØØ	DD212CFF	3		LD		;Initial display pointer.
FBØ4	0000	4		LD	C,0	;Initial MIN in C.
FBØ6	110000	5		LD	DE,Ø	;Initial SEC & 2/100 SEC
1000	110000	6		22	22,0	; in DE.
FBØ9	CD9BØ2	7	LOOP	CALL	SCAN1	;Display for 15.6 m sec .
FBØC	3ØFB	8	2001	JR	NC,LOOP	; If any key pressed, then
	••••	9				;looping the same pattern.
		10			•	;Otherwise, increment 2/100
		11				;sec.
FBØE	CDB9Ø9	12		CALL	CLEAR	,
FB11	7B	13		LD	A,E	
FB12	C602	14		ADD	A,2	
FB14	27	15		DAA		
FB15	5F	16		LD	E,A	
FB16	7A	17		LD	A,D	
FB17	CEØØ	18		ADC	A,Ø	
FB19	27	19		DAA	,.	
FB1A	57	20		LD	D,A	
FB1B	D66Ø	21		SUB	6ØH	;If SEC=60, then set SEC=0 and
	2002	22				; increment MIN by 1.
FB1D	2007	23		JR	NZ, BFUPDT	,
FB1F	1600	24		LD	D,0	
FB21	79	25		LD	A,C	
FB22	C601	26		ADD	A,1	
FB24	27	27		DAA		
FB25	4F	28		LD	C,A	
1025	3.	29	BFUPDT:	50	CIA	
FB26	2138FF	30		LD	HL.DISPBF-	+12
FB26 FB29	2138FF 79	3Ø 31		LD LD	HL,DISPBF- A.C	
	79	31		LD	HL,DISPBF- A,C PA	;Convert MIN to display
FB29		31 32			A,C	;Convert MIN to display ;format, and put them
FB29 FB2A	79	31 32 33		LD CALL	A,C PA	;Convert MIN to display ;format, and put them ;into display buffer.
FB29 FB2A FB2D	79 CD3BFB 7A	31 32 33 34		LD CALL LD	A,C PA A,D	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display
FB29 FB2A	79 CD3BFB	31 32 33		LD CALL	A,C PA	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them
FB29 FB2A FB2D FB2E	79 CD3BFB 7A	31 32 33 34 35 36		LD CALL LD CALL	A,C PA A,D PA	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer.
FB29 FB2A FB2D	79 CD3BFB 7A CD3BFB 7B	31 32 33 34 35 36 37		LD CALL LD CALL LD	A,C PA A,D PA A,E	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_
FB29 FB2A FB2D FB2E FB31	79 CD3BFB 7A CD3BFB	31 32 33 34 35 36 37 38		LD CALL LD CALL	A,C PA A,D PA	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32	79 CD3BFB 7A CD3BFB 7B CD3BFB	31 32 33 34 35 36 37 38 39	DELAY	LD CALL LD CALL LD CALL	A,C PA A,D PA A,E PA	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_
FB29 FB2A FB2D FB2E FB31	79 CD3BFB 7A CD3BFB 7B	31 32 33 34 35 36 37 38	DELAY	LD CALL LD CALL LD	A,C PA A,D PA A,E	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601	31 32 33 34 35 36 37 38 39 40	DELAY	LD CALL LD CALL LD CALL LD	A,C PA A,D PA A,E PA B,1	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB35	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE	31 32 33 34 35 36 37 38 39 40 41	DELAY PA:	LD CALL LD CALL LD CALL LD DJNZ	A,C PA A,D PA A,E PA B,1 \$	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB35	79 CD3BFB 7A CD3BFB CD3BFB Ø6Ø1 1ØFE 18CE	31 32 33 34 35 36 37 38 39 40 41 42 43		LD CALL LD CALL LD CALL LD DJNZ JR	A,C PA A,D PA A,E PA B,1 \$ LOOP	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB37 FB39	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE	31 32 33 34 35 36 37 38 39 40 41 42 43 44		LD CALL LD CALL LD CALL LD DJNZ	A,C PA A,D PA A,E PA B,1 \$	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB37 FB39 FB3B	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE 18CE 2284FF	31 32 33 34 35 36 37 38 39 40 41 42 43		LD CALL LD CALL LD CALL LD DJNZ JR LD	A,C PA A,D PA A,E PA B,1 \$ LOOP (DISP),HL	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB37 FB39 FB38 FB38	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE 18CE 2284FF CD9AØA	31 32 33 34 35 36 37 38 40 41 42 43 44 45		LD CALL LD CALL LD CALL LD DJNZ JR LD CALL	A,C PA A,D PA A,E PA B,1 \$ LOOP (DISP),HL HEX2	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB31 FB32 FB35 FB37 FB39 FB38 FB38 FB38 FB38 FB38 FB41	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE 18CE 2284FF CD9AØA CD9903	31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46		LD CALL LD CALL LD CALL JR LD CALL CALL	A,C PA A,D PA A,E PA B,1 \$ LOOP (DISP),HL HEX2 DEC	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB37 FB39 FB38 FB38 FB38 FB34 FB44	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE 18CE 2284FF CD3A0A CD9903 2A84FF	31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47		LD CALL LD CALL LD CALL LD DJNZ JR LD CALL CALL LD	A,C PA A,D PA A,E PA B,1 \$ LOOP (DISP),HL HEX2 DEC HL,(DISP)	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB37 FB39 FB38 FB38 FB41 FB41 FB47	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø6Ø1 10FE 18CE 2284FF CD9AØA CD99Ø3 2A84FF 23	31 32 33 35 36 37 38 39 40 41 42 43 44 45 46 47 48		LD CALL LD CALL LD CALL JN JR LD CALL CALL LD INC	A,C PA A,D PA A,E PA B,1 \$ LOOP (DISP),HL HEX2 DEC HL,(DISP) HL	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB37 FB39 FB38 FB38 FB38 FB44 FB44 FB47 FB48	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE 18CE 2284FF CD9A0A CD9903 2A84FF 23 23	31 32 33 35 36 37 38 40 41 42 43 44 45 46 47 48 49		LD CALL LD CALL LD CALL LD DJNZ JR LD CALL CALL LD CALL LD CALL LD CALL LD CALL	A,C PA A,D PA A,E PA B,1 \$ LOOP (DISP),HL HEX2 DEC HL,(DISP) HL	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB37 FB39 FB38 FB38 FB38 FB44 FB44 FB47 FB48	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE 18CE 2284FF CD9A0A CD9903 2A84FF 23 23	31 32 33 35 36 37 38 40 41 42 43 44 45 46 47 48 49 50	PA:	LD CALL LD CALL LD CALL JR LD CALL CALL CALL LD INC INC INC RET	A,C PA A,D PA A,E PA B,1 \$ LOOP (DISP),HL HEX2 DEC HL,(DISP) HL	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB37 FB39 FB38 FB38 FB38 FB44 FB44 FB47 FB48	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE 18CE 2284FF CD9A0A CD9903 2A84FF 23 23	31 32 334 35 36 37 38 39 40 42 43 44 45 46 47 48 50 512 53	PA: CLEAR DISP DISPBF	LD CALL LD CALL LD CALL LD DJNZ JR LD CALL CALL LD INC INC INC RET EQU	A,C PA A,D PA A,E PA B,1 \$ LOOP (DISP),HL HEX2 DEC HL,(DISP) HL HL Ø9B9H ØFF84H ØFF2CH	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB37 FB39 FB38 FB38 FB38 FB44 FB44 FB47 FB48	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE 18CE 2284FF CD9A0A CD9903 2A84FF 23 23	31 32 334 35 36 37 38 39 40 41 42 43 44 45 44 45 45 51 52 53 53	PA: CLEAR DISP DISPBF DEC	LD CALL LD CALL LD CALL LD DJNZ JR LD CALL CALL LD INC INC INC EQU EQU EQU	A,C PA A,D PA A,E PA B,1 \$ LOOP (DISP),HL HEX2 DEC HL,(DISP) HL HL Ø9B9H ØFF84H ØFF82CH Ø399H	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB37 FB39 FB38 FB38 FB38 FB44 FB44 FB47 FB48	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE 18CE 2284FF CD9A0A CD9903 2A84FF 23 23	31 32 334 35 36 37 38 39 40 42 43 44 45 46 47 48 49 50 52 53 4 55 55	PA: CLEAR DISP DISPBF DEC HEX2	LD CALL LD CALL LD CALL LD DJNZ JR LD CALL CALL LD INC INC INC INC EQU EQU EQU EQU	A,C PA A,D PA A,E PA B,1 \$ LOOP (DISP),HL HEX2 DEC HL,(DISP) HL HL Ø9B9H ØFF84H ØFF84H Ø399H ØA9AH	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB37 FB39 FB38 FB38 FB38 FB44 FB44 FB47 FB48	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE 18CE 2284FF CD9A0A CD9903 2A84FF 23 23	31 32 334 35 36 37 38 39 40 42 43 44 45 46 47 45 50 51 52 53 54 55 56	PA: CLEAR DISP DISPBF DEC	LD CALL LD CALL LD CALL LD DJNZ JR LD CALL CALL LD CALL LD CALL CALL LD CALL EQU EQU EQU EQU EQU EQU	A,C PA A,D PA A,E PA B,1 \$ LOOP (DISP),HL HEX2 DEC HL,(DISP) HL HL Ø9B9H ØFF84H ØFF82CH Ø399H	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them
FB29 FB2A FB2D FB2E FB31 FB32 FB35 FB37 FB39 FB38 FB38 FB38 FB44 FB44 FB47 FB48	79 CD3BFB 7A CD3BFB 7B CD3BFB Ø601 10FE 18CE 2284FF CD9A0A CD9903 2A84FF 23 23	31 32 334 35 36 37 38 39 40 42 43 44 45 46 47 48 49 50 52 53 4 55 55	PA: CLEAR DISP DISPBF DEC HEX2	LD CALL LD CALL LD CALL LD DJNZ JR LD CALL CALL LD INC INC INC INC EQU EQU EQU EQU	A,C PA A,D PA A,E PA B,1 \$ LOOP (DISP),HL HEX2 DEC HL,(DISP) HL HL Ø9B9H ØFF84H ØFF84H Ø399H ØA9AH	;Convert MIN to display ;format, and put them ;into display buffer. ;Convert SEC to display ;format, and put them ;into display buffer. ;Convert 2/100 SEC to dis_ ;play format, and put them

### II. Illustration of the Experiments

- (1) Load the program and GO!
- (2) Press the RESET CONTROL and SHIFT keys. Watch how the MPF-IP respond? Why?
- (3) Note that the program will loop continuously. How can the execution of the program be interrupted?
- (4) Users are encouraged to modify the program:

a. Build a 1/10 second based stop watch.

- b. Display all zeros at the beginning, start the stop watch by depressing an arbitrary key or the user defined key.
- c. Build a stop key.
- (5) Check the timing on the display with your watch for one minute. Perhaps, there is an error. Try to find the reasons for the error and note them.

# Experiment 14 Designing a Clock Using Software

#### Purposes:

- 1. To practise calculating the clock cycle of a program.
- 2. To construct a software driven digital clock.

#### Time Required: 4 hours.

- I. Theoretical Background:
  - This is an example of using the software delay to build a digital clock.
  - 2. All the timing is based on the system clock, which is 3.579545 MHz $\div$ 2 = 1.789772 MHz So that l cycle is about 0.55873 micro-seconds.
  - 3. The total number of cycles in ONE LOOP has been carefuly calculated.
  - 4. The cycle count calculation is given as follow:

CLEAR : 1041 T MSG : 4956 T BFUPDT : 1747 T SCAN1 : 28898 T TMUPDT : 258 T The total number of counts is 1800610. and

Ø.56 usec x 1800610 ÷ 1.008 sec

5. Flowchart of clock






Fig. 13-1 Flowchart of clock

#### Time Update Flowchart



## Display buffer Update Flowchart



		1 2	;			
		3	;	ware dri	ven digit	CIOCK.
FBØØ		4 5	' START:	ORG	0FB00H	
FBØØ	CDB909	6	0	CALL	CLEAR	
FBØ3	0603	7		LD	B,3	
FBØ5	2175FB	8		LD	HL, HOUR	
FBØ8	3600	9	LOOP1	LD	(HL),0	;This loop initial
FBØA	23	10		INC	HL	;the time buffer.
FBØB	10FB	11		DJNZ	LOOP1	
FBØD	217BFB	12		LD	HL,FORMAT	
FB1Ø	CDCA09	13		CALL	MSG	
FB13	CDD409	14		CALL	READLN	;Get time base.
FB16	2811	15		JR	Z,MAIN	;If input line contain
		16				;only <cr>,then jump to</cr>
		17				;MAIN.Otherwise, get HOUR
		18				;, MIN and SEC.
FB18	CDDFØ8	19		CALL	CHKHEX	
FB1B	0603	20		LD	B,3	
FB1D	2175FB	21		LD	HL,HOUR	
FB2Ø	E5	22	LOOP2	PUSH	HL	
FB21	CDE508	23		CALL	GETHL	
FB24	El	24		POP	HL	
FB25	77	25		LD	(HL),A	
FB26 FB27	23	26		INC	HL	
FD2/	10F7	27 28	MAIN:	DJNZ	LOOP2	
FB29	CDB909	20	MAIN:	CALL CL	FAD	
FB25	CD59FB	30		CALL	BFUPDT	
FB2F	Ø63E	31		LD	B,62	
FB31	DD212CFF	32		LD	IX,DISPBF	
FB35	CD9BØ2	33	LOOP 3	CALL	SCAN1	
FB38	10FB	34	1001 5	DJNZ	LOOP3	
FB3A	CD3FFB	35		CALL	TMUPDT	
FB3D	18EA	36		JR	MAIN	
		37	;	•		
		38	;Time b	uffer is	updated h	ere.
		39				t the same time
		40	;in any	conditi	on.	
		41	;			
		42	TMUPDT:			
FB3F	217AFB	43		LD	HL, MAXTAB	+2
FB42	1177FB	44		LD	DE,SEC	
FB45	C5	45		PUSH	BC	
FB46	0603	46		LD	в,3	;Set carry fag: force
FB48	37	47		SCF		;add 1.
FB49	18	48	MH THC	LD	A,(DE)	,800 1.
FB4A	CEØØ	49 50	TMINC	ADC	A,Ø	
FB4C	27	51		DAA	,.	
FB4D	12	51		LD	(DE),A	
FB4E	96	53		SUB	(HL)	;Compare with data in
		54			,	MAY TAR, If the result is
		55				less than that, the follow-
		56				; ing loop will be null.
FB4F	3801	57		JR	C,COMPL	
FB51	12	58		LD	(DE),A	

				XP14		PAGE 2
LOC	OBJ CODE M	STMT	SOURCE S	TATEMENT		ASM 5.9
200	000					
FB52	3F	59	COMPL	CCF		
FB53	2B	60		DEC	HL	
FB54	1B	61		DEC	DE	
FB55	10F2	62		DJNZ	TMINC	
FB57	C1	63		POP	BC	
FB58	C9	64		RET		
		65	;			
		66	Displa	y buffer	is updated he	ere.
		67	;This r	ountine	takes the same	e time in
		68	;any co	ndition.		
		69	;			
		70	BFUPDT:			
FB59	2138FF	71		LD	HL,DISPBF+12	;Set display buffer
		72				;pointer.
FB5C	2284FF	73		LD	(DISP),HL	•
FB5F	1175FB	74		LD	DE, TMBF	
FB62	0603	75		LD	в,3	
FB64	1A	76	LOOP4	LD	A, (DE)	
FB65	CD9AØA	77		CALL	HEX2	
FB68	CD9903	78		CALL	DECSP	
FB6B	CD95ØA	79		CALL	SPACE1	
FB6E	13	80		INC	DE	
FB6F	10F3	81		DJNZ	LOOP4	
FB71	CD9903	82		CALL	DECSP	
FB74	C9	83		RET	Ducor	
10/4	0)	84			, , , , , , , , , , , , , , , , , , , ,	
		85	TMBF:	•••••		
FB75		86	HOUR	DEFS	1	
FB76		87	MIN	DEFS	1	
FB77		88	SEC	DEFS	1	
FB78	24	89	MAXTAB	DEFB	24H	
FB79	60	90	(INA IND	DEFB	60H	
FB7A	60	91		DEFB	6ØH	
FB7B	54494D45	92	FORMAT	DEFM	'TIME BASE='	
FB85	ØD	93	I OWNEI	DEFB	ØDH	
		94	CLEAR	EQU	Ø9B9H	
		95	CURSOR	EQU	ØA79H	
		96	DISP	EQU	ØFF84H	
		97	MSG			
		98	DECSP	EQU EQU	Ø9CAH	
		99	CHKHEX		Ø399H	
		100	DISPBF	EQU	Ø8DFH	
		101	HEX2	EQU	ØFF2CH	
		101	READLN	EQU	ØA9AH	
		102		EQU	Ø9D4H	
		103	GETHL	EQU	Ø8E5H	
		104	SCAN1	EQU	Ø29BH	
		105	SPACE1	EQU	ØA95H	
		160		END		

- II. Illustrations of the Experiments
  - 1. Load the program
  - 2. When the program is executed, the MPF-IP display will first display TIME BASE =  $\wedge$ , prompting the user to enter hour, minute, second. Hour, minute, second should be separated by the space key, and followed by a carriage return. When the carriage return key is pressed, the clock begins clicking. If the user does not key in time, the clock begins from  $\emptyset$  hour,  $\emptyset$  minute,  $\emptyset$  second.

Example: The clock is to begin counting from 10:30:00, then type in

- 1)  $G \ F \ B \ \emptyset \ \emptyset \ \longleftarrow$  The display will show TIME BASE = /
- 2) Type in 10 30 00 The display will show

10 30 00

- 3) The clock begins counting.
- Modify the program to improve the accuracy of the clock. Make the MPF-IP al2-hour clock, and display "AM" or "PM" when the time is shown.

# Experiment 15 Telephone Tone Simulation

Purposes:

- 1. To simulate a telephone ring.
- To familiarize the reader with the application of 'tone' subroutine.

Time requirod: 4 hours.

I. Theoretical Background:

- The telephone ring can be simulated as a repeating 1 second tone with 2 seconds silence.
- 2. This tone is a frequency shift keying signal modulated by two 20HZ square waves (half-period of 25 m sec). The low & high states of this 20HZ signal correspond to 320HZ and 480HZ, so that it takes 8 & 12 cycles respectively.
- 3. In the following program, register C controls the frequency of the sound and register pair HL controls the length of the sound.
  - a. Low frequency: C = 211, HL = 8, so the period is

(44 + 13 x 211) x 2 x Ø.56 = 3121 micro-sec.

frequency : f = 1/3121 = 320Hz

length of the sound: 3121 micro-sec x 8 = 25m sec.


b. High frequency: C = 140, HL = 12, so the period is

(44 + 13 x 140) x 2 x 0.56 = 2087 micro-sec

frequency: 1/2087 = 480HZ.


length of the sound: 2087 micro-sec x 2 = 25m sec.

### 4. Output Circuit of tone



The output of the tone is sent via PC5 of 8255, 2N9015, R3, to the speaker. When the voltage of PC5 is low, the transistor will conduct; when the voltage of PC7 is high, the transistor will nonconduct. By means of the transistor conducts and nonconducts, the speaker will make sound.

### 5. Flowchart of Telephone Tone



Flowchart of a telephone tone simulation

LOC OBJ CODE M STMT SOURCE STATEMENT

		1	; TELEPH	ONE TONE		
FB00		2		ORG	ØFBØØH	
F800	3E14	3	RINGBK	LD	A,20	;20HZ freq shift rate
		4				;so that 1 sec has 20 loops.
FBØ2	08	5	RING	EX	AF,AF'	;Save to A'
FBØ3	ØED3	6		LD	C,211	
FBØ5	210800	7		LD	HL,8	
FBØ8	CD7408	8		CALL	TONE	;320HZ, .25 m sec
FBØB	ØE8C	9		LD	C,140	
FBØD	210C00	10		LD	HL,12	
FB1Ø	CD7408	11		CALL	TONE	;480HZ, 25 m sec
FB13	08	12		EX	AF,AF'	;Retrieve from A'
FB14	3D	13		DEC	A	;Decrement 1 count
FB15	20EB	14		JR	NZ,RING	
FB17	Ø15ØC3	15		LD	BC,5000	0
FB1A	CD1FFB	16		CALL	DELAY	;Silent 2 sec
FB1D	18E1	17		JR	RINGBK	
		18	;Delay	subrouti	ne: (BC)	*40 micro sec
		19	;based	on the l	.79 MHZ	system clock
FB1F	E-3	20	DELAY	EX	(SP),HL	;19 states
FB2Ø	E3	21		EX	(SP),HL	;19
FB21	EDA1	22		CPI		; 16
FB23	EØ	23		RET	PO	;5
FB24	18F9	24		JR	DELAY	;12
		25	;			
		26	TONE	EQU	Ø874H	
		27		END		

II. Example and Practice Experiments

- 1. Load the above program into MPF-IP and then execute it.
- Execute the program and listen to it. Does it sound like a telophone ring? If it doesn't, try to modify the frequency of the tone.
- 3. Try to simulate the telephone busy tone
  - Hint: The busy tone can be simulated as follows: a repeating 0.5 second 400HZ tone with 0.5 seconds of silence.

# Experiment 16 Microcomputer Organ

Purposes:


- To enable the part of the Microprofessor to simulate an electronic organ.
- 2. To familiarize the reader with the application of the keyboard -scaning routine.

Time Rquired: 4 hours

- I. Theoretical Background:
  - 1. This experiment converts the MPF-IP into a simple electronic organ.
  - When a key is pressed, the speaker will generate a tone corresponding to this key. This tone will not terminate until the key is released.
  - 3. Acceptable keyboard: key Ø key F.

If other keys are entered, the response is unpredictable.

4. Key Mapping To Tones




5. An octave ranges from a C to a B. The octave is divided into 5 fulltone and 2 half-tones, which equals to 12 half-tones, as follows:

C #C D #D E F #F G #G A #A B

The next octave is just twice the frequency of the current one, There is a logarithmic relationship between each half-tone. The frequency of each half-tone can be calculated by multiplying the last one by 2 \*\* (1/12), which is approximately 1.059.

For example, if the frequency of E is 503HZ, then the frequency of F is equal to

 $503HZ \times 1.059 = 532HZ$ .



Flowchart of orgran

		1	:MICRO	COMPUTER	ORGAN	
FBØØ		2	,	ORG	ØFBØØH	
FBØØ	DD21DØ6F	3	START	LD	IX, BLAN	v
FBØ4	CD4DØ2	4		CALL	SCAN2	
		5 6				;Display blank,return ;When any key is pressed ;A reg contains the key_code
FBØ7	2134FB	7 8 9	;	LD	HL,FREQ	;frequency table
		10	;After	routine	SCAN2, A	reg contain the code of the
		11	;key pr	essed. U	lsing thi	s code as table offset.
		12	;The de	sired fr	equency	is stored in addresss HL+A
FBØA	D641	13		SUB	41H	;Get offset of FREQTAB
FBØC	85	14		ADD	A,L	;Add A to HL
FBØD	6F	15		LD	L,A	
FBØE	3EDF	16		LD	A,ØDFH	
		17	HALF:		,	
FB1Ø	D392	18		OUT	(KIN).A	;Output tone singal to
		19				tone out
FB12	46	20		LD	B,(HL)	;Get the frequency from
		21		20	<b>D</b> , ()	;FREQTAB.
FB13	00	22	DELAY	NOP		, i koyiko.
FB14	00	23	DEDAT	NOP		
FB15	00	24		NOP		
FB15	10FB	25		DJNZ	DELAY	
FB18	EE2Ø	25		XOR	20H	
		20				;Complement bit 5 of A.
FB1A	4F			LD	C,A	
FB1B	AF	28		XOR A		
FB1C	D38Ø	29		OUT	(80H),A	Activate the first 8 columns
		30				; of the keyboard matrix.
FBlE	D381	31		OUT	(81H),A	Activate next 8 columns of
		32				;the keyboard matrix.
FB2Ø	D382	33		OUT	(82H),A	;Activate the last 4 columns
		34				;of the keyboard matrix.
FB22	DB92	35		IN	A,(KIN)	;Check whether this key is
		36				;pressed or not. If any key
		37				; is presssed, the corresponding
		38				;matrix row input must be low.
FB24	F6F8	39		OR	Ø <b>f</b> 8h	•
FB26	3C	40		INC	A	; If A is 1111111B, increase A
		41				; by one will make a zero and
		42				;set zero flag.
FB27	3EFF	43		LD	A,ØFFH	
FB29	D38Ø	44		OUT		;Disable the first 8 columns
	0500	45			(000.07,7.0	of the keyboard matrix and
		46				;digits.
FB2B	D381	47		OUT	(914) 8	;Disable next 8 columns of
FDZD	0301	48		001	(010),	; the keyboard matrix and
		49				digits
-	<b>D</b> 20 2	49 50		our	(0.00) .	;Disable the last 4 columns
FB2D	D382			001	(82m),A	of the keyboard matrix and
		51				
		52				;digits.
FB2F	79	53		LD	A,C	;Restore A from reg C.
FB3Ø	28CE	54		JR	Z,START	; If all key released, restart.
		55				;Otherwise, continue this
		56				;frequency.
FB32	18DC	57		JR	HALF	
		58				

		59	FREQTAB:		
FB34	<b>A</b> 8	60	DEFB	ØA8H	;Key A
FB35	EØ	61	DEFB	ØEØH	;Key B
FB36	00	62	DEFB	00	;Кеу С
FB37	85	63	DEFB	85H	;Key D
FB38	42	64	DEFB	4 2 H	;Key E
FB39	7E	65	DEFB	7EH	;Key F
FB3A	70	66	DEFB	7ØH	;Key G
FB3B	64	67	DEFB	64H	;Key H
FB3C	00	68	DEFB	60	;Key I
FB3D	59	69	DEFB	59H	;Key J
FB3E	88	70	DEFB	00	;Key K
FB3F	øø	71	DEFB	00	;Key L
FB4Ø	B2	72	DEFB	ØB2H	;Key M
FB41	C8	73	DEFB	ØC8H	;Key N
FB42	00	74	DEFB	00	;Key O
FB43	00	75	DEFB	00	;Key P
FB44	54	76	DEFB	54H	;Key Q
FB45	3E	77	DEFB	3EH	;Key R
FB46	96	78	DEFB	96H	;Key S
FB47	37	79	DEFB	37H	;Key T
FB48	2C	80	DEFB	2CH	;Key U
FB49	FB	81	DEFB	ØFBH	;Key V
FB4A	4Å	82	DEFB	4AH	;Key W
FB4B	00	83	DEFB	00	;Key X
FB4C	31	84	DEFB	31H	;Key Y
FB4D	00	85	DEFB	60	;Key Z
		86	;		
		87	BLANK EQU	6FDØH	
		88	KIN EQU	92H	
		89	SCAN2 EQU	Ø24DH	
		90	END.		

II. Example and Practice Expeiments

- Load the above program into MPF-IP and then store it on audio tape.
- 2. Execute the program. When a key is pressed, the speaker will generate a tone coesponding to this key.

Are these tones accurate?

- 3. Try to play a song using this organ.
- Extend this program so that more keys of the keyboard can be used as input keys of the organ.

# Experiment 17 Music Box Simulation

Purposes:

- 1. To construct a music box.
- 2. To familiarize the reader with programming techniques.

Time Required: 4 hours.

I. Theoretical Background:

- 1. This experiment generates a song using programming techniques.
- There are two tables (frequency-table & song-table) in this program, which is described below:
  - a. Frequency-table

Every element of this table has 2 bytes, the 1st byte is the frequency parameter and the 2nd byte is the number of half-periods in a unit-time duration.

One octave ranges from C to B. It is divided into 5 full-tones and 2 half-tones, which equals 12 half-tones, as follows:

C #C D #D E F #F G #G A #A B

The next octave is just twice the frequency of the current one, and there is a logarithmic relationship between each half-tone. So that the frequency of each half-tone can be calculated by multiplying the last tone by 2 \*\* 1/12, which is approximately 1.059.

b. Song-Table:

Each element of this table has 2 bytes:

The 1st byte contains the code of the NOTE or REST or command of REPEAT or STOP. These codes are:

bit 7 ---- STOP bit 6 ---- REPEAT bit 5 ---- REST bit 4-0 ---- NOTE CODE The 2nd byte contains the counts of the unit-time, i.e. the NOTE length.

3. A flowchart of music box simulation is given below:




Fig 17-1 Flowchart of music box simulation

		,				
		1 2	; ;MUSIC	BOY		
		3	; MUSIC	BUX		
FBØØ		4	•	ORG	ØFBØØH	
FBØØ	DD2100F9	5	START	LD		;Initial song_table
		6				;pointer.
FBØ4	DD7E00	7.	FETCH	LD	A,(IX)	;Get note data
FBØ7	87	8		ADD	Α,Α	;Each note data have 2
	2020	.9				;bytes.
FBØ8 FBØA	3830	10		JR	C,STOP	;Stop?
FBØD	FAØØFB ØEØØ	11 12		JP		;Repeat?
FBØF	CB77	13		LD BIT	C,0	;Reset tone_bit.
FB11	2002	14		JR	6,A NZ,PLAY	;Reset?
FB13	CBE9	15		SET	5,C	. Sot topo hit
FB15	E63F	16	PLAY	AND	3FH	;Set tone_bit ;Mask out note data.
FB17	213BFB	17		LD	HL, FROTA	
FB1A	85	18		ADD	A,L	-
FB1B	6F	19		LD	L,A	;Locate pointer in FRQTAB.
FB1C	5E	20		LD	E,(HL)	;Counts of loop per HALF
		21				;PERIOD delay.
FB1D	23	22		INC	HL	-
FB1E	56	23		LD	D,(HL)	;Count's of HALF_PERIODS
		24				;per UNIT_TIME.
FB1F	DD23	25		INC	IX	
FB21	DD66ØØ	26		LD	H,(IX)	;Counts of UNIT_TIME for
	2000	27				;this note.
FB24	3eff	28 29		LD	A,ØFFH	
		30	; The fo	llowing	loop rups	for one note or rest:
		31		ilowing .	toop tuns	tor one note of fest:
FB26	6A	32	; TONE	LD	L,D	
FB27	D392	33	UNIT	OUT		;Bit 5 is tone out.
FB29	43	34		LD	B,E	····_·
FB2A	20	35	DELAY	NOP	•	
FB2B	00	36		NOP		
FB2C	00	37		NOP		
FB2D	10FB	38		DJNZ	DELAY	
FB2F	A9	39		XOR	с	;If C=00H then reset.
		40				;If C=00H then tone_out
FB3Ø	2D	41		DEC	L	
FB31	2ØF4	42		JR	NZ,UNIT	
FB33	25	43		DEC	H	
FB34	20F0	44		JR	NZ,TONE	
		45 46	;	rrant not	o has an	ded, increment pointer
		47	;next.	irent not	e nas en	ded, merement porneer
		48	;			
FB36	DD23	49	,	INC	IX	
FB38	18CA	50		JR	FETCH	
FB3A	76	51	STOP	HALT		
		52	;			
		53	FRQTAB:			
		54	;			
		55	;1st by	te:counts	of DELA	Y loop per HALF_PERIOD.
		56	;2nd by1	e:counts	of HALF	PERIOD per UNIT-TIME.
ED 20		57	;OCTAVE			Cada da C
FB3B	E118	58		DEFW	18E1H	;Code 00 , G

FB3D	D41A	59	DEFW 1AD4H ;Code Ø1 , #G
FB3F	C81B	60	DEFW 1BC8H ;Code 02 , A
FB41	BD1D	61	DEFW 1DBDH ;Code Ø3 , #A
FB43	B21E	62	DEFW 1EB2H ;Code Ø4 , B
		63	; OCTAVE 4
FB45	AB2Ø	64	DEFW 20A8H ;Code 05 , C
FB47	9F22	65	DEFW 229FH ;Code 06 , #C
FB49	9624	66	DEFW 2496H ;Code Ø7 , D
FB4B	8D26	67	DEFW 268DH ;Code Ø8 , #D
FB4D	8529	68	DEFW 2985H ;Code Ø9 , E
FB4F	7E2B	69	DEFW 2B7EH ;Code ØA , F
FB51	7723	70	DEFW 2E77H ;Code ØB , #F
FB53	7031	71	DEFW 3170h ;Code 0C ,G
FB55	6A33	72	DEFW 336AH ;Code ØD , #G
FB57	6437	73	DEFW 3764H ;Code ØE , A
FB59	5E3A	74	DEFW 3A5EH ;Code ØF , #A
FB5B	593D	75	DEFW 3D59H ;Code 10, B
		76	;OCTAVE 5
FB5D	5441	77	DEFW 4154H ;Code 11 , C
FB5F	4F45	78	DEFW 454FH ;Code 12 , #C
FB61	4A49	79	DEFW 494AH ;Code 13 , D
FB63	464D	80	DEFW 4D46H ;Code 14 , #D
FB65	4252	81	DEFW 5242H ;Code 15 , E
FB67	3E57	82	DEFW 573EH ;Code 16 , F
FB69	3B5C	83	DEFW 5C3BH ;Code 17 , #F
FB6B	3762	84	DEFW 6237H ;Code 18 , G
FB6D	3467	85	DEFW 6734H ;Code 19 , #G
FB6F	316E	86	DEFW 6E31H ;Code 1A , A
FB71	2E74	87	DEFW 742EH ;Code 1B , #A
FB73	2C7B	88	DEFW 7B2CH ;Code 1C , B
		89	;OCTAVE 6
FB75	2982	9Ø	DEFW 8229H ;Code 1D , C
FB77	278A	91	DEFW 8A27H ;Code 1E , #C
FB79	5592	92	DEFW 9255H ;Code 1F , D
		93	1
		94	;1st byte,bit 7,6,5 & 4-0 : stop, repeat, rest, note
		95	; Code of stop : 80H
		96	; Code of repeat : 40H
		97	; Code of rest : 20H
		98	;2nd byte, note lenth: counts of UNIT TIME
		99	;(N*0.77 sec).
		100	• • • • • • • • • • • • • • • • • • •
		101	;JINGLE BELL: (TRUNCATED)

F900		102	SONG	ORG	ØF9ØØH
F900	89	103		DEFB	9
F9Ø1	84	104		DEFB	Ă
F902	09	105		DEFB	9
F9Ø3	04	106		DEFB	4
F9Ø4	09	107		DEFB	9
F9Ø5	Ø6	108		DEFB	6
F9Ø6	20	109		DEFB	2ØH
F9Ø7	02	110		DEFB	2
F9Ø8	09	111		DEFB	9
F9Ø9	04	112		DEFB	4
F9ØA	Ø9	113		DEFB	9
F9ØB	04	114		DEFB	4
F9ØC	09	115		DEFB	9
F9ØD	Ø6	116		DEFB	6

EXP12

PAGE 2 ASM 5.9

			CAP12		
LOC	OBJ CODE M	STMT SOURCE	STATEMENT		
FB3D	FEFF	59	DEFW	ØFFFEH	;SEG a
FB3D FB3F	Ø8	60	DEFB	8	;DIGIT 9
		61		0 ØFFFEH	
FB40	FEFF	62	DEFW		;SEG_a
FB42	Ø9		DEFB	9	;DIGIT 10
FB43	FEFF	63	DEFW	ØFFFEH	;SEG_a
FB45	ØA	64	DEFB	10	;DIGIT 11
FB46	FEFF	65	DEFW	ØFFFEH	;SEG_a
FB48	ØB	66	DEFB	11	;DIGIT 12
FB49	FEFF	67	DEFW	ØFFFEH	;SEG_a
FB4B	ØC	68	DEFB	12	;DIGIT 13
FB4C	FEFF	69	DEFW	ØFFFEH	;SEG_a
FB4E	ØC	70/	DEFB	12	;DIGĪT 13
FB4F	FDFF	71	DEFW	ØFFFDH	;SEG_b
FB51	ØC	72	DEFB	12	;DIGĪT 13
FB52	FBFF	73	DEFW	ØFFFBH	;SEG_c
FB54	ØC	74	DEFB	12	;DIGĪT 13
FB55	F7FF	75	DEFW	ØFFF7H	;SEG_d
FB57	ØB	76	DEFB	11	;DIGĪT 12
FB58	F7FF	77	DEFW	ØFFF7H	;SEG_g
FB5A	ØA	78	DEFB	10	;DIGIT 11
FB5B	F7FF	79	DEFW	ØFFF7H	;SEG_d
FB5D	Ø9	80	DEFB	9	DIGIT 10
FB5E	F7FF	81	DEFW	ØFFF7H	;SEG_d
FB6Ø	Ø8	82	DEFB	8	;DIGĪT 9
FB61	F7FF	83	DEFW	ØFFF7H	;SEG_d
FB63	Ø7	84	DEFB	7	;DIGIT 8
FB64	F7FF	85	DEFW	ØFFF7H	;SEG_d
FB66	07	86	DEFB	7	;DIGIT 8
FB67	EFFF	87	DEFW	ØFFEFH	;SEG e
FB69	07	88	DEFB	7	DIGIT 8
FB6A	DFFF	89	DEFW	ØFFDFH	;SEG f
FB6C	FF	90	DEFB	ØFFH	;REPEAT CODE.
		91	END		

LOC

		117		DEF	B	20	н											
F9ØE	20	117					••											
F9ØF	Ø2	110		DEF		2 9												
F91Ø	Ø9	120		DEF		4												
F911	04	120		DEF		øc	н											
F912	ØC Ø 4	121		DEF		4												
F913	Ø 5	122		DEF		5												
F914	Ø 4	123		DEF		4												
F915	07	125		DEF		7												
F916	Ø4	125		DEF		4												
F917	Ø9	120		DEF		9												
F918	Ø9 Ø8	127		DEF		8												
F919 F91A	20	120		DEF		20	н											
F91A F91B	Ø8	130		DEF		8												
F916 F91C	80	131		DEF		80	н											
FAIC	00	132	•		-													
		133	The fo		ina	dat.	a a	re d	code	es o	f s	ona	'GI	REEL		.EEV	VES	•
		134	The us															
		135	:ØF9ØØ															
		136	;			F	, ÷.				•			P				
		130	:															
		138	;F900	Ø7 Ø	8 ØA	10	ac	Ø 8	ØE	10	10	ø۵	ØE	a۵	ac	10	Ø9	Ø 8
		139	;F910	Ø5 1		Ø4			ØÄ				ø7			ø4		
		140	;F92Ø	Ø9 1			02						øc			10	10	Ø 4
		141	;F93Ø	ØEØ						10	07		ø9			ø8		
		142	;F94Ø	07.0													11	
		143	;	0, 0	0 00		64	20				10	20	00		10	11	
		143	, F95Ø	11 1	a 1a	as	ØF	a 1	ac	10	ao	<b>a 9</b>	<i>a</i> 5	10	<b>a</b> 7	as	Ø9	ar
		145	;F96Ø	ØA 1							Ø7	04		10	ø6			10
		145	;F970		8 11						10	Ø4		04	ØC		ø2 Ø9	
		140	F980	05 1													Ø 4	
		147	;F990	Ø6 Ø						00	09	50	01	00	00	00	64	00
		148	•	000	0 07	10	20	10	40									
		149	;	END														
		100		GND														



OFFICE/ 9FL, 266 SUNG CHIANG ROAD, TAIPEI 104, TAIWAN, R.O.C TEL: (02)551:1101 TELEX: 19162 MULTIIC FAX: (02)542:2805 FACTORY/ 1 INDUSTRYE, ROAD, III, HSINCHU SCIENCE-BASED INDUSTRIAL PARK, HSINCHU, TAIWAN 300, R.O.C.